Method for preparing a chip scale package and product produced by the method
AssigneeMicroFab Technologies, Inc.
InventorDonald J. Hayes
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicroFab Technologies, Inc.
InventorDonald J. Hayes
Estimating the term…
Solder jetting technology is employed to prepare a chip scale package which is "bumped" in preparation for making electrical interconnections with pads on a connection surface of the chip. The chip scale packages can be produced in wafer form before severing the wafer to produce individually packaged chips. In one embodiment a column is built on each pad of the chip connection surface and then the pads and columns are covered with a layer of dielectric jetted on to the connection surface to provide the package. The upper surface portion of the dielectric layer is removed to expose the ends of the columns. The ends of the columns are then bumped using solder jet technology to ready the package for subsequent electrical interconnections. An alternate embodiment employs taller columns which extend above the layer of dielectric. A solder reflow operation is applied to convert the exposed upper ends of the columns into generally spherical balls. The technique also allows vertical solder columns to be extended laterally along the surface of a first dielectric layer and a second dielectric layer applied wherein a second vertical portion of column is bumped in order to make a connection.
A method of preparing a chip scale package, comprising:
A method of preparing a chip scale package for microelectronic devices having a connection surface with a plurality of exposed interconnect pads, comprising:
The method of preparing a chip scale package, comprising:
Method of preparing an electronic solder column interconnection, comprising the steps of:
A method of preparing a chip scale package, comprising:
A method of making a microelectronic package having multiple electrical interconnections, comprising:
Dependencies are inferred from the claim text.