PRML decoder for processing different channel codes with reduced hardware
AssigneeNEC Corporation
InventorHiromi Honma
Life of this patent
Estimating the term…
Loading patent…
AssigneeNEC Corporation
InventorHiromi Honma
Estimating the term…
In a PRML decoder, a branch metric calculator receives an input bit sequence having a multi-level multi-state characteristic precoded in a particular channel code and produces a set of branch metrics corresponding in number to amplitude levels which the input bit sequence assumes. ACS circuitry is formed of add/compare/select (ACS) circuits, adders and unit delay elements connected respectively to the ACS circuits and the adders. The ACS circuitry is arranged to respond to a channel code indication signal representing a type of the particular channel code such that, when the particular channel code is of a first tape, the ACS circuits and the associated unit delay elements combine to produce a first path select signal and most recent path metrics from the branch metrics and previous path metrics, and when the particular channel code is of a second type, the ACS circuits, the adders and the associated unit delay elements combine to produce a second path select signal and most recent path metrics from the branch metrics and previous path metrics. A path memory is responsive to the first and second path select signals and the channel code indication signal for producing an output bit sequence.
A partial response maximum likelihood decoder comprising:
A partial response maximum likelihood decoder comprising:
A partial response maximum likelihood decoder comprising:
A playback system comprising:
A playback system comprising:
A playback system comprising:
Dependencies are inferred from the claim text.