Method of fabricating staggered thin film transistor with an improved ohmic contact structure
AssigneeNEC Corporation
InventorShuki Yamamori
Life of this patent
Estimating the term…
Loading patent…
AssigneeNEC Corporation
InventorShuki Yamamori
Estimating the term…
A method of forming multi-layer structure of source/drain electrodes and an amorphous silicon layer in a forward staggered thin film transistor. Source/drain electrodes are selectively provided on an insulator. Each of the source/drain electrodes comprises an undoped transparent conductive film on the insulator and an impurity doped transparent conductive film on the insulator and an impurity doped transparent conductive film extending over the undoped transparent conductive film. An amorphous silicon active layer extends over the source/drain electrodes and a top surface of the insulator so that the amorphous silicon active layer over the source/drain electrodes has an impurity diffused interface in contact with the impurity doped transparent conductive film to form ohmic contacts between the impurity doped transparent conductive film and the amorphous silicon active layer. The amorphous silicon active layer in contact wit the top surface of the insulator between the source/drain electrodes is free of impurities.
A method of forming a multi-layer structure between source/drain electrodes and an amorphous silicon layer in a forward staggered thin film transistor, said method comprising the steps of:
A method of forming a forward staggered thin film transistor, said method comprising the steps of:
A method of forming a forward staggered thin film transistor, said method comprising the steps of:
Dependencies are inferred from the claim text.