Dual damascene metallization
AssigneeApplied Materials, Inc.
InventorsLiang-Yuh Chen, Rong Tao, Ted Guo, Roderick Craig Mosely
Life of this patent
Estimating the term…
Loading patent…
AssigneeApplied Materials, Inc.
InventorsLiang-Yuh Chen, Rong Tao, Ted Guo, Roderick Craig Mosely
Estimating the term…
The present invention generally provides a metallization process for forming a highly integrated interconnect. More particularly, the present invention provides a dual damascene interconnect module that incorporates a barrier layer deposited on all exposed surface of a dielectric layer which contains a dual damascene via and wire definition. A conductive metal is deposited on the barrier layer using two or more deposition methods to fill the via and wire definition prior to planarization. The invention provides the advantages of having copper wires with lower resistivity (greater conductivity) and greater electromigration resistance than aluminum, a barrier layer between the copper wire and the surrounding dielectric material, void-free, sub-half micron selective CVD Al via plugs, and a reduced number of process steps to achieve such integration.
A method of forming a dual damascene interconnect in a dielectric layer having a dual damascene via and wire definition, comprising:
A method of forming a dual damascene interconnect in a dielectric layer having a dual damascene via and wire definition, comprising:
A method of forming a dual damascene interconnect in a dielectric layer having a dual damascene via and wire definition, comprising:
A method of forming a dual damascene interconnect in a dielectric layer having a dual damascene via and wire definition, comprising:
A method of forming a dual damascene interconnect in a dielectric layer having a dual damascene via and wire definition, comprising:
A method of forming a dual damascene interconnect in a dielectric layer having a dual damascene via and wire definition, comprising:
Dependencies are inferred from the claim text.