Phase locked loop having a phase/frequency comparator block
AssigneeNEC Corporation
InventorMasanori Izumikawa
Life of this patent
Estimating the term…
Abstract
A digital phase locked loop (PLL) comprises a phase/frequency comparator block including a comparator for comparing a reference signal with an internal clock signal obtained by dividing an output clock signal of the PLL circuit. The phase/frequency comparator supplies a two-bit signal, either one of the bits having a pulse width based on the difference between the phases or frequencies of the reference signal and internal clock signal. The two-bit signal is amplified by a CMOS latch amplifier during a sense enable cycle of the amplifier to be supplied to a digital controller, which in turn controls a voltage controlled oscillator via a D/A converter. The digital PLL circuit executes frequency acquisition and phase acquisition in a single mode to simplify the circuit configuration.
Claims8
A digital phase locked loop (PLL) circuit comprising:
- a phase/frequency comparator block including a phase/frequency comparator for comparing a reference signal and an internal signal and for simultaneously producing first and second output signals, wherein each of the simultaneously produced first and second output signals has a pulse width based which varies based upon the difference between phases or frequencies of the reference signal and the internal signal, a pair of first and second signal nodes for responding to the first and second signals, respectively, an amplifier for amplifying the level difference between the first node and the second node effected by the first and second signals;
- a controller for receiving the output of said amplifier to output a control signal based on the output of said amplifier;
- a voltage controlled oscillator for receiving the control signal to output an output signal of said PLL circuit;
- and a frequency divider for dividing the output signal to provide the internal signal to said phase/frequency comparator.
A phase/frequency comparator block for use in a digital phase locked loop (PLL) circuit comprising a phase/frequency comparator for comparing a reference signal and an internal signal and for simultaneously producing first and second output signals, wherein each of the simultaneously produced first and second output signals has a pulse width which varies based upon the difference between phases or frequencies of the reference signal and the internal signal, a pair of first and second signal nodes for receiving the first and second signals, respectively, an amplifier for amplifying the level difference between the first node and the second node effected by the first and second signals to output a binary coded signal.
Dependencies are inferred from the claim text.