CMOS current-mode four-quadrant analog multiplier
AssigneeUnited Microelectronics Corp.
InventorsWeixin Gai, Hongyi Chen
Life of this patent
Estimating the term…
Abstract
A current-mode four-quadrant analog multiplier is provided, which is constructed based on CMOS (complementary metal-oxide semiconductor) technology, capable of generating an output current signal which is proportional in magnitude to the product of two input current signals. This current-mode analog multiplier is designed based on the translinear circuit principle. The current-mode analog multiplier has high precision, wide current dynamic range, and is insensitive to temperature and process, suitable for use in VLSI implementation of many analog circuits and systems, such as fuzzy logic controllers and analog neural networks.
Claims12
An analog multiplier for implementing the multiplication I.sub.Z =(I.sub.X *I.sub.Y)/a, where I.sub.Z is the output current signal of said analog multiplier, I.sub.X and I.sub.Y are two input current signals to said analog multiplier, and a is a scaling factor of the multiplication, said analog multiplier comprising:
- a first translinear circuit for implementing the following relationship
- t.sup.1/2 +a.sup.1/2 =(I.sub.P +t+a).sup.1/2
- where
- t is defined as t=I.sub.X +I.sub.Y +I.sub.Z +a
- I.sub.P is an intermediate current circuit signal;
- a second translinear for implementing the following relationship
- (a+I.sub.X).sup.1/2 +(a+I.sub.Y).sup.1/2 =[I.sub.P +(a+I.sub.X)+(a+I.sub.Y)].sup.1/2
- a coupling current-mirror circuit coupling said first translinear circuit to said second translinear circuit, the coupling current-mirror circuit duplicating the intermediate current signal I.sub.P generated by said second translinear circuit for use by said first translinear circuit;
- a MOS transistor having a gate, a drain and a source, the gate being connected to a node in said first translinear circuit where the current is generated, the source is connected to a system voltage, and the drain is connected to node J where the output current signal of said analog multiplier is taken;
- a current source of magnitude I.sub.X between the node J and ground;
- a current source of magnitude I.sub.Y between the node J and ground;
- a first current source of magnitude a between the node J and ground;
- and
- a second current source of magnitude a between the node J and ground.
An analog multiplier for implementing the multiplication I.sub.Z =(IX*I.sub.Y)/a, where I.sub.Z is the output current signal of said analog multiplier, I.sub.X and I.sub.Y are two input current signals to said analog multiplier, and a is a scaling factor of the multiplication, said analog multiplier comprising:
- a first translinear circuit including:
- a first current-mirror circuit consisting of a first PMOS transistor and a second PMOS transistor, gates of said first and second PMOS transistors being tied together and connected to a drain of said first PMOS transistor and sources of said first and second PMOS transistors being connected to a system voltage;
- a first NMOS transistor having a gate connected to a first node, a drain connected to the drain of the second PMOS transistor, and a source connected to a second node, the first node being connected to the drain of the second PMOS transistor;
- a second NMOS transistor having a gate connected to the first node, a drain connected to a third node, and a source connected to a fourth node, the third node being connected to the gates of said first and second PMOS transistors and the drain of said first PMOS transistor;
- a third NMOS transistor having a gate and a drain connected together and connected to the second node and a source connected to ground;
- and
- a fourth NMOS transistor having a gate connected to the fourth node, a drain connected to the third node, and a source connected to ground;
- and
- a third current source of magnitude a between the fourth node and ground;
- a second translinear circuit including:
- a second current-mirror circuit consisting of a third PMOS transistor and a fourth PMOS transistor, gates of said third and fourth PMOS transistors being tied together and connected to a drain of said third PMOS transistor and sources of said third and fourth PMOS transistors being connected to the system voltage;
- a fifth NMOS transistor having a drain connected to a fifth node and connected to a drain of said fourth PMOS transistor, a gate connected to a sixth node, and a source connected to a seventh node;
- a sixth NMOS transistor having a gate connected to the sixth node, a drain connected to an eighth node, and a source connected to a ninth node, the eighth node being connected to the gates of said third and fourth PMOS transistors and to the drain of said third PMOS transistor;
- a seventh NMOS transistor having a gate and a drain connected together and connected to the seventh node and a source connected to ground;
- and
- an eighth NMOS transistor having a gate connected to the ninth node, a drain connected to the sixth node, and a source connected to ground;
- a current source of magnitude a+I.sub.X between the eighth node and the sixth node;
- and
- a current source of magnitude a+I.sub.Y between the ninth node and ground;
- a coupling current-mirror circuit coupling said first translinear circuit to said second translinear circuit, said coupling current-mirror circuit including a fifth PMOS transistor and a sixth PMOS transistor, gates of said fifth and sixth PMOS transistors being tied together and connected to a drain of said sixth PMOS transistor and sources of said fifth and sixth PMOS transistors being connected to the system voltage, said third current-mirror circuit being connected between said first and second translinear circuits in such a manner that a drain of said fifth PMOS transistor is connected to the first node in said first translinear circuit and the drain of said sixth PMOS transistor is connected to the fifth node in said second translinear circuit;
- a PMOS transistor having a gate connected to the third node in said first translinear circuit, a source connected to the system voltage, and a drain connected to a tenth node where the output current signal of said analog multiplier is taken;
- a current source of magnitude I.sub.X between the tenth node and ground;
- a current source of magnitude I.sub.Y between the tenth node and ground;
- a first current source of magnitude a between the tenth node and ground;
- and
- a second current source of magnitude a between the tenth node and ground.
Dependencies are inferred from the claim text.