US 5,963,104 AGranted

Standard cell ring oscillator of a non-deterministic randomizer circuit

AssigneeVLSI Technology, Inc.

InventorMark Leonard Buer

Life of this patent

Estimating the term…

Loading patent…

Abstract

A digital standard cell implemented ring oscillator circuit for placement within an integrated circuit device. In one embodiment, the digital standard cell ring oscillator circuit is used in conjunction with a system for generating non-deterministic (e.g., random) output signals which can be used for data encryption. A random number generator circuit is used within the above system and the standard cell ring oscillator of the present invention is used to provide oscillator signals to different frequency legs of the random number generator circuit and can also be used to supply a jitter clock. The timing characteristics (e.g., frequency) of the standard cell ring oscillator vary with its fabrication process, its fabrication environment, and the temperature when used; timing characteristics are therefore unpredictable from "chip" to "chip" and from one point in time to another with respect to the same "chip." This increases the non-deterministic properties of the random number generator. By using a standard cell ring oscillator in lieu of a custom analog oscillator, the present invention oscillator is readily portable from one design environment to another, is readily modifiable to realize different frequencies, and provides a more dense integrated circuit layout because the oscillator of the present invention can be integrated within other standard cell layout areas of the integrated circuit and also eliminates block to block routing resources. This latter characteristic makes the oscillator difficult to locate within the integrated circuit layout, increasing the difficulty of externally compromising the random number generation.

Claims15

Dependent claims

In an integrated circuit, a random number generator circuit for generating a pseudo random sequence of bits, said circuit comprising:

(a) a plurality of frequency legs each generating a frequency leg output signal that contains non-deterministic data, wherein each frequency leg comprises a respective frequency leg oscillator circuit that generates a frequency signal for said frequency leg, said plurality of frequency leg oscillator circuits disposed within a standard cell area of said integrated circuit to avoid ready detection thereof and wherein each frequency leg further comprises a D-flip-flop for receiving, at a D input, a respective frequency signal from a respective frequency leg oscillator circuit and for receiving, at a clocked input, a jitter clock signal;
(b) an XOR circuit disposed within said standard cell area and coupled to receive frequency leg output signals from said plurality of frequency legs, said XOR circuit for generating an output signal of said pseudo random sequence of bits,
wherein each frequency leg oscillator circuit is a ring oscillator circuit fully implemented with digital standard cells from a standard cell library, said digital standard cells having wells and rows, and wherein each frequency leg oscillator circuit further comprises:
(1) an inverter stage circuit of standard cells coupled to receive an input signal at an input port, said inverter stage circuit comprising n number of serially coupled inverting circuits wherein an output of an nth inverting circuit of said inverter stage circuit is an inversion of said input signal, wherein said inverter stage circuit is implemented using a constant that defines said number, n, of inverting circuits wherein said constant can be altered during design to achieve a constant frequency of oscillation across different silicon technologies and is also adjustable to achieve different oscillation frequencies for a same silicon technology;
and
(2) a loopback connection for feeding back said output of said nth inverting circuit to said input port of said inverter stage circuit;
and
(c) a jitter clock circuit, wherein said jitter clock signal is generated from said jitter clock circuit, wherein said jitter clock circuit comprises a ring oscillator fully implemented with digital standard cells from said standard cell library.

5 more elements

In an integrated circuit, a random number generator circuit for generating a pseudo random sequence of bits, said circuit comprising:

(a) a plurality of frequency legs each generating a frequency leg output signal that contains non-deterministic data, wherein each frequency leg comprises a respective frequency leg oscillator circuit that generates a frequency signal for said frequency leg, said plurality of frequency leg oscillator circuits disposed within a standard cell area of said integrated circuit to avoid ready detection thereof and wherein each frequency leg of said plurality of frequency legs further comprises a D-flip-flop for receiving, at a D input, a respective frequency signal from a respective frequency leg oscillator circuit and for receiving, at a clocked input, a jitter clock signal;
(b) an XOR circuit disposed within said standard cell area and coupled to receive frequency leg output signals from said plurality of frequency legs, said XOR circuit for generating an output signal of said pseudo random sequence of bits,
wherein each frequency leg oscillator circuit is a ring oscillator circuit fully implemented with digital standard cells from a standard cell library, said digital standard cells having wells and rows, and wherein each frequency leg oscillator circuit further comprises:
(1) an inverter stage circuit coupled to receive an input signal at an input port, said inverter stage circuit comprising n number of serially coupled XOR gates, wherein an output of an nth XOR gate of said inverter stage circuit is not an inversion of said input signal, wherein said inverter stage circuit is implemented using a constant that defines said number, n, of inverting circuits wherein said constant can be altered during design to achieve a constant frequency of oscillation across different silicon technologies and is also adjustable to achieve different oscillation frequencies for a same silicon technology;
(2) an inverting buffer circuit coupled to receive said output of said nth XOR gate;
and
(3) a loopback connection for feeding back an output of said inverting buffer circuit to said input port of said inverter stage circuit;
and
(c) a jitter clock circuit, wherein said jitter clock signal is generated from said jitter clock circuit and wherein said jitter clock circuit comprises a ring oscillator circuit fully implemented with digital standard cells from said standard cell library.

6 more elements

In an integrated circuit, a randomizer circuit for generating a non-deterministic sequence of bits, said circuit comprising:

(a) a plurality of frequency legs each generating a frequency leg output signal, wherein each frequency leg comprises a respective frequency leg oscillator circuit that generates a frequency signal for said frequency leg, said plurality of frequency leg oscillator circuits disposed within a standard cell area of said integrated circuit to avoid ready detection thereof and wherein each frequency leg of said plurality of frequency legs further comprises a D-flip-flop for receiving, at a D input, a respective frequency signal from a respective frequency leg oscillator circuit and for receiving, at a clocked input, a jitter clock signal;
(b) a first XOR circuit coupled to receive frequency leg output signals from said plurality of frequency legs, wherein each frequency leg oscillator circuit is a ring oscillator circuit having n number of serially coupled gates and fully implemented with digital standard cells from a standard cell library, said digital standard cells having wells and rows, wherein said inverter stage circuit is implemented using a constant that defines said number, n, of gates wherein said constant can be altered during design to achieve a constant frequency of oscillation across different silicon technologies and is also adjustable to achieve different oscillation frequencies for a same silicon technology;
(c) a second XOR circuit coupled to receive an output signal from said first XOR circuit and for generating an output of said non-deterministic sequence of bits;
(d) a serial shift register for receiving said output from said second XOR circuit and clocked to a jitter clock signal;
(e) an XOR tree circuit coupled to receive inputs from bit positions of said serial shift register and for generating an output signal coupled to an input of said second XOR circuit, wherein said first and second XOR circuits, said serial shift register and said XOR tree are all implemented in said standard cell area;
and
(f) a jitter clock circuit, said jitter clock signal is generated from said jitter clock circuit and wherein said jitter clock circuit comprises a ring oscillator circuit fully implemented with digital standard cells of said standard all library.

4 more elements

Dependencies are inferred from the claim text.