Method for detecting and locating open-circuit defects within digital CMOS integrated circuits
AssigneeHewlett-Packard Company
InventorHaluk Konuk
Life of this patent
Estimating the term…
Abstract
A method of detecting open circuit defects within an integrated circuit. The invention includes locating a conductive plate proximate to a top surface of the integrated circuit. A voltage potential is coupled to the conductive plate. The voltage potential of the conductive plate couples to open circuit interconnections within the integrated circuit. Open circuit interconnections are identified by monitoring the quiescent current conducted by the integrated circuit while controlling the voltage on the conductive plate and controlling inputs to the integrated circuit.
Claims9
An apparatus for detecting open circuit defects of interconnection lines within an integrated circuit, the apparatus comprising:
- a voltage supply connected to voltage supply terminals of the integrated circuit;
- an ammeter for measuring the Iddq current conducted by the voltage supply terminals of the integrated circuit;
- a conductive plate proximate to the integrated circuit, the conductive plate having a voltage potential which couples to open circuit defects within the integrated circuit;
- and
- an adjustable voltage supply connected to the conductive plate for controlling the voltage potential of the conductive plate.
A method for detect open circuit defects within an integrated circuit, the integrated circuit having a power supply node connected to a power supply, the power supply node conducting a quiescent current of Iddq, the integrated circuit having a plurality of input nodes, the method comprising:
- a. placing a conductive plate proximate to a top surface of the integrated circuit;
- b. setting a voltage potential coupled to the conductive plate to a predetermined value;
- c. driving the input nodes to logic levels of high and low;
- and
- d. measuring the Iddq current conducted by the integrated circuit,
- e. detecting whether the measured Iddq value exceeds a threshold value, wherein the threshold value is a standard Iddq testing threshold value.
An apparatus for detecting open circuit defects of interconnection lines within an integrated circuit, the apparatus comprising:
- a voltage supply connected to voltage supply terminals of the integrated circuit;
- an ammeter for measuring the Iddq current conducted by the voltage supply terminals of the integrated circuit;
- a conductive plate proximate to the integrated circuit, the conductive plate having a voltage potential which couples to open circuit defects within the integrated circuit;
- and
- an adjustable voltage supply connected to the conductive plate for controlling the voltage potential of the conductive plate;
- wherein
- an open circuit defect is detected if the measured Iddq current exceeds a threshold value of Iddq, wherein the threshold value is a standard Iddq testing threshold value.
An apparatus for detecting open circuit defects of interconnection lines within an integrated circuit, the apparatus comprising:
- a voltage supply connected to voltage supply terminals of the integrated circuit;
- an ammeter for measuring the Iddq current conducted by the voltage supply terminals of the integrated circuit;
- a conductive plate proximate to the integrated circuit, the conductive plate having a voltage potential which couples to open circuit defects within the integrated circuit;
- and
- an adjustable voltage supply connected to the conductive plate for controlling the voltage potential of the conductive plate;
- wherein
- the ammeter monitors the Iddq current and detects variations in the Iddq current with variations in the voltage potential of the conductive plate, thereby indicating that the integrated circuit has an open circuit defect.
A method for detect open circuit defects within an integrated circuit, the integrated circuit having a power supply node connected to a power supply, the power supply node conducting a quiescent current of Iddq, the integrated circuit having a plurality of input nodes, the method comprising:
- a. placing a conductive plate proximate to a top surface of the integrated circuit;
- b. variably setting a voltage potential coupled to the conductive plate;
- c. driving the input nodes to logic levels of high and low;
- and
- d. measuring the Iddq current conducted by the integrated circuit,
- e. detecting variations in the measured Iddq current with variations in the voltage potential, thereby indicating a defect exists on the integrated circuit.
Dependencies are inferred from the claim text.