Bonding pad structure for integrated circuit (III)

Abstract

A bonding pad structure in accordance with the present invention is formed on a semiconductor substrate. The bonding pad structure comprises a buffer layer, a planarization layer, a conducting pad, and a passivation layer. The buffer layer is formed over the semiconductor substrate, and the planarization layer is thereafter formed on the buffer layer. The buffer layer is patterned and etched to shape a plurality of contact holes. The conducting pad is formed on the planarization layer and filled in the contact holes in order to mechanically interlock with the planarization layer. The passivation layer overlies peripherals of the conducting pad forming an overhang region therebetween. Moreover, the width of a portion of the overhang region close to a drawing direction may be enlarged so that the adhesion between the conducting pad and the passivation layer can be increased.

Dependencies are inferred from the claim text.