Method for measuring the effectiveness of optical proximity corrections
AssigneeVLSI Technology, Inc.
InventorsPierre Leroux, Sethi Satyendra, David Ziger
Life of this patent
Estimating the term…
Loading patent…
AssigneeVLSI Technology, Inc.
InventorsPierre Leroux, Sethi Satyendra, David Ziger
Estimating the term…
The effectiveness of various types of optical proximity correction schemes for avoiding line shortening are easily evaluated by imprinting a test pattern on a semiconductor wafer. The pattern includes an easily measurable standard measurement element not susceptible to line shortening and a test element having a series of parallel lines with narrow widths comparable to the widths of the circuit features that are susceptible to line shortening. The test element also includes the same optical proximity correction scheme whose effectiveness is to be measured. The entire test pattern is photolithographed onto the wafer and the lengths of measurement element and the test element are measured and compared to determine the effectiveness of the correction. Several test patterns, each with a different form of optical proximity correction, can be lithographed onto a single wafer for a comparative review of the different correction schemes both in focus and out of focus both positively and negatively.
A method of measuring the effectiveness of an optical proximity correction scheme employed to compensate for line shortening effect arising when forming narrow circuit features in an integrated circuit on a semiconductor wafer comprising:
A single mask for measuring the effectiveness of an optical proximity correction scheme employed to compensate for line shortening effect arising when forming narrow circuit features in an integrated circuit on a semiconductor wafer with a stepper lens, said mask including a test pattern resolvable on a wafer comprising:
A single mask for measuring the effectiveness of an optical proximity correction scheme employed to compensate for line shortening effect arising when forming narrow circuit features in an integrated circuit on a semiconductor wafer with a stepper lens comprising:
Dependencies are inferred from the claim text.