Operand fetch bandwidth analysis
AssigneeInternational Business Machines Corporation
InventorsFrank Eliot Levine, Roy Stuart Moore, Charles Philip Roth, Edward Hugh Welbon
Life of this patent
Estimating the term…
Abstract
A performance monitor implementing a plurality of counters counts several events to provide an instruction fetch bandwidth analysis, a cycles per instruction (CPI) infinite and finite analysis, an operand fetch bandwidth analysis, an instruction parallelism analysis, and a trailing edge analysis. Such analyses are performed on the performance of a data processing system in order that the designer may develop an improved processor architecture.
Claims10
In a performance monitor for a data processing system, a method comprising the steps of:
- counting signals associated with a cache miss;
- counting signals associated with an operand fetch operation;
- and
- counting signals associated with an operand miss and an outstanding instruction fetch operation, wherein the step of counting signals associated with the operand miss and the outstanding instruction fetch operation further comprises the steps of:
- counting a number of cycles during a time period when both the operand miss and the instruction fetch operation are outstanding;
- and
- counting a number of times when both the operand miss and the instruction fetch operation occur.
In a performance monitor for a data processing system, a method comprising the steps of:
- counting signals associated with a cache miss;
- counting signals associated with an operand fetch operation;
- and
- counting signals associated with an operand miss and an outstanding instruction fetch operation, wherein the counting steps further comprises the steps of:
- counting a number of cycles that any cache miss is in progress;
- counting a number of times that any cache miss is in progress;
- counting a number of cycles during a time period when both the operand miss and the instruction fetch operation are outstanding;
- counting a number of times when both the operand miss and the instruction fetch operation occur;
- counting a number of cycles that the operand fetch operation is outstanding;
- and
- counting a number of times that the operand fetch operation occurs.
A performance monitor for a data processing system, comprising:
- a first counter means for counting signals associated with a cache miss;
- a second counter means for counting signals associated with an operand fetch operation;
- and
- a third counter means for counting signals associated with an operand miss and an outstanding instruction fetch operation, wherein the counter means further comprise:
- a fourth counter means for counting a number of cycles that any cache miss is in progress;
- a fifth counter means for counting a number of times that any cache miss occurs;
- a sixth counter means for counting a number of cycles during a time period when both the operand miss and the instruction fetch operation are outstanding;
- a seventh counter means for counting a number of times when both the operand miss and the instruction fetch operation occur;
- an eighth counter means for counting a number of cycles that the operand fetch operation is outstanding;
- and
- a ninth counter means for counting a number of times that the operand fetch operation occurs.
A performance monitor for a data processing system, comprising:
- a first counter means for counting signals associated with a cache miss;
- a second counter means for counting signals associated with an operand fetch operation;
- and
- a third counter means for counting signals associated with an operand miss and an outstanding instruction fetch operation, wherein the third counter means further comprises:
- counter means for counting a number of cycles during a time period when both the operand miss and the instruction fetch operation are outstanding;
- and
- counter means for counting a number of times when both the operand miss and the instruction fetch operation occur.
In a data processing system, a method comprising the steps of:
- counting a number of cycles that any cache miss is in progress;
- counting a number of times that any cache miss occurs;
- counting a number of cycles during a time period when an operand miss and an operand fetch operation are outstanding;
- counting a number of times when both the operand miss and the operand fetch operation occur;
- counting a number of cycles that an operand fetch operation is outstanding;
- and
- counting a number of times that an operand fetch operation occurs.
Dependencies are inferred from the claim text.