Low voltage, low current hot-hole injection erase and hot-electron programmable flash memory with enhanced endurance
AssigneeAplus Flash Technology, Inc.
InventorPeter W. Lee
Life of this patent
Estimating the term…
Loading patent…
AssigneeAplus Flash Technology, Inc.
InventorPeter W. Lee
Estimating the term…
An array of MOS memory cells having functionally symmetrical drain and source regions may be programmed and/or erased using low voltage, e.g., less than about 7V. In a NAND-type array, UV-erasure increases threshold voltage Vt to erase memory cell contents, and low voltage-low current hot-hole injection ("HHI") decreases Vt to program the memory cells. For NOR-type arrays, HHI decreases Vt to erase memory cell contents and channel-hot-electron ("CHE") injection increases Vt to program cell contents. Erase and program potentials are low (<7V), enabling arrays to be readily fabricated on a common IC with low voltage circuits. Because HHI strongly converges Vt, the memory cells may store more than two data values, which increases cell storage density. Cell symmetry permits swapping drain for source before cell endurance becomes too troublesome, which swapping can substantially increase the endurance lifetime for an array. Arrays may be used as flash memory, as EPROM replacement, or as one-time-programmable memory.
A method of erasing and proaramming data from memory cells in an array on an integrated circuit (IC), the method comprising the following steps:
An integrated circuit (IC) including:
Dependencies are inferred from the claim text.