LFSR implementation using split-table lookup
AssigneeInternational Business Machines Corporation
InventorsJeffrey Bruce Lotspiech, James Hugh Morgan
Life of this patent
Estimating the term…
Loading patent…
AssigneeInternational Business Machines Corporation
InventorsJeffrey Bruce Lotspiech, James Hugh Morgan
Estimating the term…
A linear feedback shift register (LFSR) of interest is modelled in software by replicating the LFSR in at least two identically configured model LFSRs. One model LFSR contains only the higher order initial bits of the LFSR of interest, with zeroes in the lower order bit positions, and the other model LFSR has only the lower order bits, with zeroes in the higher order bit positions. The model LFSRs are represented by respective tables of model LFSR output values that would be produced after a predetermined number of register shifts. The tables are accessed based on the initial value of the LFSR of interest, and the results of one table are combined with the results of the other table using an exclusive OR operator to thereby determine the output of the LFSR of interest. The table lookup method results in increased speed vis-a-vis the performance of single-bit-per-cycle LFSRs, while the use of two logical model LFSRs with corresponding tables permits duplicative entries to be ignored when indexing the tables, thus greatly reducing the space required to store the tables.
A computer including a data storage device including a computer usable medium having computer usable code means for modelling the output of a linear feedback shift register (A LFSR) having a predetermined logical configuration for shifting bits, the computer usable code means having:
A computer-implemented method for determining the output of an A linear feedback shift register (A LFSR) defining a configuration and having bits, comprising the steps of:
A computer program device comprising:
A computer including computer readable instructions executable by the computer for performing method steps for determining the output of a linear feedback shift register (LFSR) defining a configuration and having one of a plurality of initial LFSR values, each value being defined by a respective sequence of at least first bits and second bits, the method steps comprising:
A method for determining the output of an A linear feedback shift register (A LFSR) defining a configuration and having bits, comprising the steps of:
Dependencies are inferred from the claim text.