Method and system for creating and validating low-level description of electronic design
AssigneeLSI Logic Corporation
InventorsCarlos Dangelo, Vijay Nagasamy, Vijayanand Ponukumati
Life of this patent
Estimating the term…
Loading patent…
AssigneeLSI Logic Corporation
InventorsCarlos Dangelo, Vijay Nagasamy, Vijayanand Ponukumati
Estimating the term…
A methodology for generating structural descriptions of complex digital devices from high-level descriptions and specifications is disclosed. The methodology uses a systematic technique to map and enforce consistency of the semantics imbedded in the intent of the original, high-level descriptions. The design activity is essentially a series of transformations operating upon various levels of design representations. At each level, the intended meaning (semantics) and formal software manipulations are captured to derive a more detailed level describing hardware meeting the design goals. Important features of the methodology are: capturing the users concepts, intent, specification, descriptions, constraints and trade-offs; architectural partitioning; what-if analysis at a high level; sizing estimation; timing estimation; architectural trade-off; conceptual design with implementation estimation; and timing closure. The methodology includes using estimators, based on data gathered over a number of realized designs, for partitioning and evaluating a design prior to logic synthesis. From the structural description, a physical implementation of the device is readily realized. Techniques are described for estimating ancillary parameters of the device (such as device cost, production speed, production lead time, etc.), at early, high level stages of the design process (e.g., at the system, behavioral, and register transfer level stages). The techniques can be applied to optimize the design characteristics other than measurable physical characteristics, such as those deriving from project time and cost constraints.
A system for creating and validating a structural device from a high-level description of the device within a multi-windowing graphical user interface (GUI) environment, comprising:
A method for creating and validating a structural device from a high-level description of the device within a multi-windowing graphical user interface (GUI) environment, comprising:
A system for creating and validating a structural device from a high-level description of the device, comprising:
In an ECAD system, a method of creating and validating a structural description of a circuit or device from a higher level, behavior oriented description thereof, comprising:
Dependencies are inferred from the claim text.