US 5,862,367 AGranted

Apparatus and method for serial-to-parallel data conversion and transmission

AssigneeUnited Micro Electronics Corporation

InventorTai Chiao-Yen

Life of this patent

Estimating the term…

Loading patent…

Abstract

A serial-to-parallel data conversion and transmission system for converting incoming serial data sent by another system. The incoming data contains a data portion and identifying information and is converted into parallel data in response to a chip select signal. The apparatus is operable to store the data portion of the incoming data in a first register array, which is coupled to a multiple of receiving devices; and to store the identifying information in a second register array, which is coupled to a decoder. The decoder reads the identifying information from the second register array and decodes the information to determine which receiving device(s) should receive the data portion. The data portion is then transmitted from the first register array to the selected receiving device(s). The data portion is converted from serial data to parallel data upon passing through the first register array, and thus parallel data is transmitted to the selected receiving device(s).

Claims16

Dependent claims

A serial-to-parallel data conversion and transmission apparatus of a digital system for converting incoming serial data containing a data portion and identifying information into parallel data in response to a chip select signal, said converted parallel data being transmitted to a selected one of a plurality of receiving devices of said system, said apparatus comprising:

a first register array for storing the data portion of said incoming data, said first register array being coupled to said plurality of receiving devices for transmitting said stored data portion to said selected one of said receiving devices that corresponds to said identifying information;
a second register array for storing said identifying information of said incoming data, said second register array being coupled to said first register array;
a decoder coupled to said second register array for decoding said identifying information, said decoded identifying information being utilized for supplying an index signal to said receiving device that corresponds to said identifying information to select said receiving device;
and
an enable pulse generator coupled to said decoder for outputing an enable pulse signal to said decoder in response to said chip select signal, said decoder outputing said index signal to said selected one of said plurality of receivers that corresponds to said identifying information for allowing said selected receiver to receive said data portion of said incoming data sent by said first register array.

2 more elements

Dependencies are inferred from the claim text.