Enhanced wavetable processing technique on a vector processor having operand routing and slot selectable operations
AssigneeCompaq Computer Corporation
InventorsGary W. Thome, John S. Thayer
Life of this patent
Estimating the term…
Loading patent…
AssigneeCompaq Computer Corporation
InventorsGary W. Thome, John S. Thayer
Estimating the term…
An apparatus and a method for massaging audio signal perform interpolation, dynamic filtering, and panning on the audio signal represented as a matrix of input values. In the interpolation process, the input values are loaded into first and second vector registers, while fractional coefficients are loaded into a third vector register. Next, the first vector register is subtracted from the second vector register. Additionally, in a single operation, the routine performs a vector multiply operation between the second and third registers and accumulates the result of the vector multiply operation in the second register. The results are saved and the process is repeated until all input values in the matrix have been processed. In the dynamic filtering process, after the data loading step, for each slot in said vector register, the routine performs a multiply operation between the filter coefficient and the slot of the vector register and accumulates the result of the multiply operation in the slot of the second register in a single clock cycle while it retains data of the remaining slots in the vector register in the same clock cycle. The results are saved and the process is repeated until all input values in the matrix have been processed. In the stretching process, after loading data in the appropriate vector register, the routine copies the content of each slot of the vector register into consecutive pair of slots on a second vector register and when the second vector register is full, copies the content of each of the remaining slots in the first vector register into consecutive pairs of slots on a third register. In the panning process, the routine performs a vector multiply operation between the first vector register and a coefficient vector register for each slot in the first vector register. This vector multiply operation is preferably a 32-bit vector multiply operation which is broken down into a low order extended precision multiply accumulate operation and a high order extended precision multiply accumulate operation.
A method for interpolating an audio signal represented as an array of input values using an array of fractional coefficients on a processor with a multimedia extension unit providing operand routing and slot selectable operations, said method comprising the steps of:
A method for dynamically filtering an audio signal represented as an array of input values using a filter coefficient on a processor with a multimedia extension unit providing operand routing and slot selectable operations, said method comprising the steps of:
A method for panning an audio signal represented as an array of input values using an array of panning coefficients stored in a coefficient vector register on a multimedia extension unit providing operand routing and slot selectable operations, said method comprising the steps of:
A computer system for interpolating an audio signal, the system comprising:
A computer program product for controlling a vector processing unit, the program comprising:
A system for interpolating an audio signal represented as an array of input values in an audio system comprising:
A computer system for dynamically filtering an audio signal represented as an array of input values, the system comprising:
A computer program product for controlling a vector processing unit, the program comprising:
A system for dynamically filtering an audio signal in an audio system comprising:
A computer system for panning an audio signal, the system comprising:
A computer program product for controlling a vector processing unit, the program comprising:
A system for interpolating an audio signal in an audio system comprising:
Dependencies are inferred from the claim text.