VLSI capacitors and high Q VLSI inductors using metal-filled via plugs
AssigneeNational Semiconductor Corporation
InventorsJi Zhao, Chih Sieh Teng
Life of this patent
Estimating the term…
Abstract
Disclosed are methods of making inductors and capacitors, comprising filling a via in a dielectric disposed between two metal layers with a metal plug. The plug comprises tungsten, aluminum or copper and extends the length of the metal layers. The plug connects the two metal layers to form the inductor. Two plugs can be formed so as to connect the two metal layers so as to form a parallel plate capacitor.
Claims7
A parallel plate capacitor formed between first and second spaced apart etched metal layers on an integrated circuit device in which said first etched layer includes a longitudinal segment having a length greater than its width, said plates of said capacitor comprising:
- first and second spaced apart etched metal layers separated by a dielectric layer;
- first and second metal-filled via plugs spaced apart from each other, extending through said dielectric layer and shunting together said first and second spaced apart etched metal layers, wherein the longitudinal axis of said plugs is perpendicular to said segment, each of said plugs has a length that is substantially the same as the length of said segment and said plugs are separated from each other by a portion of said dielectric layer.
A high Q inductor formed on an integrated circuit device, said inductor comprising:
- first and second spaced apart etched metal layers separated by a dielectric layer;
- and
- a metal plug shunting together said first and second spaced apart etched metal layers extending through said dielectric and having a longitudinal axis perpendicular to the plane of said device, a length greater than its width and said length of said plug is substantially the same as the length of said first etched layer.
A high Q inductor on an integrated circuit device, said inductor comprising:
- a metal plug in a via formed in a dielectric layer, wherein said dielectric layer separates first and second spaced apart etched metal layers and said metal plug shunts together said first and second spaced apart etched metal layers;
- and
- said first and second spaced apart etched metal layers between which said metal plug extends.
A parallel plate capacitor on an integrated circuit device, said capacitor comprising:
- first and second plates parallel to each other and perpendicular to the plane of said device, wherein each of said plates includes first and second spaced apart etched metal layers shunted together by a metal plug, the plane of each of said first and second spaced apart etched metal layers is parallel to the plane of said device and said metal plug is in a via formed in a dielectric layer separating said first and second spaced apart etched metal layers and the axis of said plug is parallel to said plane of said first and second spaced apart etched metal layers.
Dependencies are inferred from the claim text.