Output circuit for PWM inverter with no floating state
AssigneeMatsushita Electric Industrial Co., Ltd.
InventorsKazuyuki Takada, Masahiro Yasohara, Shinichi Emura
Life of this patent
Estimating the term…
Loading patent…
AssigneeMatsushita Electric Industrial Co., Ltd.
InventorsKazuyuki Takada, Masahiro Yasohara, Shinichi Emura
Estimating the term…
An output circuit for a PWM inverter is provided which has an N-type first power device and a P-type second power device. Gates of the first and second power devices are connected to each other. Also, emitters of the first and second power devices are connected to each other. An input electrode control circuit controls the voltage applied to the common gates with respect to the common emitters. The voltage may be a positive or negative value, or zero. The input electrode control circuit controls the conduction states of the two power devices based upon the states of input light emitting devices associated with a first and second photocoupler (current generator). When both of the photocouplers are not lit, no current is generated and the conduction states of the power devices are instantaneously interrupted.
An output circuit for a PWM inverter comprising:
An output circuit for a PWM inverter comprising:
Dependencies are inferred from the claim text.