Maximization of low dielectric constant material between interconnect traces of a semiconductor circuit
AssigneeIntegrated Device Technology, Inc.
InventorsCheng-Chen Hsueh, Shih-Ked Lee, Chuen-Der Lien
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntegrated Device Technology, Inc.
InventorsCheng-Chen Hsueh, Shih-Ked Lee, Chuen-Der Lien
Estimating the term…
A structure and method of maximizing the volume of low dielectric constant material between adjacent traces of a conductive interconnect structure. A semiconductor structure includes a semiconductor substrate, a first insulating layer located over the semiconductor substrate, a conductive interconnect layer having a plurality of conductive traces located over the first insulating layer, and a patterned insulating layer located over the patterned interconnect layer. One or more trenches are formed in the upper surface of the first insulating layer. These trenches, which do not extend completely through the first insulating layer, are located between adjacent traces of the interconnect layer. A dielectric material having a low dielectric constant is located in these trenches, and between adjacent traces of the patterned interconnect layer. The trenches advantageously maximize the volume of low dielectric constant material which is located between the traces.
A semiconductor structure comprising:
A semiconductor structure comprising:
Dependencies are inferred from the claim text.