Modified tungsten-plug contact process
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsJhon-Jhy Liaw, Jin-Yuan Lee, Ming-Chang Teng
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsJhon-Jhy Liaw, Jin-Yuan Lee, Ming-Chang Teng
Estimating the term…
An method for the fabrication of an ohmic, low resistance contact to heavily doped silicon is described using a CVD deposited tungsten plug provided with Ti/TiN barrier metallurgy. The method provides for surface planarization using a borophosphosilicate glass insulator deposited on the silicon. After the glass is flowed to planarize its surface, contact holes are patterned in the glass and the exposed silicon substrate contacts are implanted. Instead of activating the implant with a rapid-thermal-anneal at this point the Ti/TiN barrier metallurgy is applied first followed by the anneal. This provides support for the glass at the upper corners of the contact opening during the anneal and thus prevents them from deforming and encroaching into the contact hole opening. By using the Ti/TiN metallurgy to support the glass, higher annealing temperatures are permitted, providing not only for adequate dopant activation but also for a lower contact resistance and improved bonding of the metallurgy to the silicate glass.
A method of forming a void free tungsten plug to a silicon semiconductor device comprising:
A method of forming void free tungsten plug contacts to silicon semiconductor devices with both n and p type active areas on the same semiconductor substrate and providing connection from these active areas to a metallic interconnection network comprising:
Dependencies are inferred from the claim text.