Fabrication sequence employing an oxide formed with minimized inducted charge and/or maximized breakdown voltage
AssigneeCypress Semiconductor Corporation
InventorsBohumil Lojek, Joseph M. McRae
Life of this patent
Estimating the term…
Loading patent…
AssigneeCypress Semiconductor Corporation
InventorsBohumil Lojek, Joseph M. McRae
Estimating the term…
A semiconductor structure is provided having an improved oxide with minimal irregularities and charge trap densities. The oxide is formed by an oxidation process which controls temperature and ambient conditions during oxidation as well as prior to and after oxidation. The ambient conditions are chosen such that the silicon surface is more receptive to growing a high quality, relatively thin oxide. A post-oxidation anneal helps ensure any irregularities, dislocations, contaminants involved in trap formation are minimized after the oxide is grown. A post-oxidation anneal involving oxygen incorporated into the oxide is presumed to help minimize any defects which might result from the pre-existing oxidation cycle. A slow ramping of temperature and close control of that temperature helps minimize trap locations at or near the silicon surface on which oxide will be grown. The combination of pre- and post-oxidation anneal, the ambient chosen, and various cleaning(g steps prior to oxidation helps ensure a high quality gate or tunnel oxide of relatively thin dimension.
A method for forming an oxide, comprising:
Dependencies are inferred from the claim text.