US 5,851,869 AGranted

Manufacture of semiconductor device having low contact resistance

AssigneeFujitsu Limited

InventorTakehiro Urayama

Life of this patent

Estimating the term…

Loading patent…

Abstract

A semiconductor device capable of stably operating even at a low voltage, incudes: a semiconductor substrate having a surface region of a first conductivity type; a conductive film directly formed on a surface of the surface region at an area thereof, the conductive film containing impurities of a second conductivity type opposite to the first conductivity type; an oozed diffusion region of the second conductivity type formed by diffusion of the impurities in the conductive film into the substrate, the oozed diffusion region being formed at an area contiguous to the conductive film in the surface region; a low resistivity region of the second conductivity type extending from an area adjacent to the conductive film in the surface region and overlapping the conductive film; and a DDD structure transistor formed on another region of the surface region, wherein a length of a portion of the low resistivity region overlapping the conductive film is substantially the same as a length of a portion of the deep source and drain regions of the DDD structure overlapping the gate electrode.

Claims20

Dependent claims

A method of manufacturing a semiconductor device, comprising the steps of:

(a) preparing a semiconductor substrate having an active region of a first conductivity type;
(b) forming a gate oxide film on a surface of said active region;
(c) selectivity removing said gate oxide film and forming a first connection region where a surface of said semiconductor substrate is exposed;
(d) forming a conductive film including impurities of a second conductivity type opposite to the first conductivity type on said semiconductor substrate, patterning said conductive film, and forming a first gate electrode on said gate oxide film and a first wiring on said first connection region;
(e) forming a resist pattern exposing a transistor forming region including said first gate electrode and said first connection region and implanting first impurity ions of the second conductivity type by using a mask said resist pattern, said first gate electrode and said first wiring;
(f) implanting second impurity ions of the second conductivity type into the transistor forming region including said first gate electrode by using as a mask said first gate electrode;
and
(g) annealing said semiconductor substrate to activate said first and second impurity ions and diffuse impurities in said first wiring of said conductive film into said semiconductor substrate at said first connection region, wherein said semiconductor device comprises an SRAM cell including a pair of driver transistors, a pair of transfer transistors, and a plurality of interconnection wirings between said transistors, and a peripheral circuit including a MISFET of a double-diffused drain (DDD) structure.

5 more elements

A method of manufacturing a semiconductor device including a first MISFET of a double-diffused drain (DDD) structure and a second MISFET of a lightly doped drain (LDD) structure with a shallow source/drain structure, the method comprising the steps of:

(a) preparing a semiconductor substrate having a surface region of a first conductivity type;
(b) forming a gate oxide film on said surface region;
(c) selectively removing said gate oxide film to partially expose said surface region of the first conductivity type and define a first connection region;
(d) forming a conductive film containing impurities of a second conductivity type opposite to the first conductivity type on said semiconductor substrate;
(e) patterning said conductive film to form first and second gate electrodes of the first and second MISFETs on said gate oxide film and a first wiring on said first connection region;
(f) forming a first mask on a surface of said semiconductor substrate, said first mask having openings at areas corresponding to said first gate electrode of the first MISFET and said first wiring;
(g) implanting impurity ions of the second conductivity type twice into the surface of said semiconductor substrate by using as a mask said first mask, said first gate electrode of the first MISFET and said first wiring;
(h) forming a second mask on a surface of said semiconductor substrate, said second mask having openings at areas corresponding to said second gate electrode of the second MISFET and said first wiring;
(i) implanting impurity ions of the second conductivity type into the surface of said semiconductor substrate to a first shallow depth by using as a mask said second mask, said second gate electrode of the second MISFET, and said first wiring;
(j) forming side wall insulating regions on side walls of said first wiring and on side walls of said second gate electrode of the second MISFET;
(k) implanting impurity ions of the second conductivity type to a second depth deeper than the first depth by using as a mask said first wiring, said second gate electrode of the second MISFET, and said side wall insulating regions;
and
(l) activating and diffusing the implanted impurity ions.

10 more elements

A method of manufacturing an SRAM semiconductor device having an SRAM cell and a peripheral circuit including a MISFET of a double-diffused drain (DDD) structure, the SRAM cell having two serial circuits, each with a driver transistor and a load, connected between a pair of power source lines, and an interconnection point between the driver transistor and the load of each serial circuit being connected to a gate electrode of a driver transistor of the other serial circuit, the method comprising the steps of:

forming a gate oxide film on a surface of a semiconductor substrate having an active region of a first conductivity type;
selectively removing said gate oxide film to form connection regions where a surface of said semiconductor substrate is exposed;
forming a conductive film containing impurities of a second conductivity type opposite to the first conductivity type on said semiconductor substrate, and patterning said conductive film, to form gate electrodes of the driver transistors and the MISFET of the DDD structure on some regions of said active region through said gate oxide film, and wirings on said connection regions;
forming a resist pattern exposing a transistor forming region including said gate electrode of the MISFET of the DDD structure and said connection regions, and implanting impurity ions of the second conductivity type twice by using as a mask said resist pattern, said gate electrode of the MISFET of the DDD structure and said wiring;
forming a resist pattern exposing transistor forming regions including said gate electrode of the driver transistors and said connection regions, and implanting impurity ions of the second conductivity type by using as a mask said resist pattern, said gate electrode of the driver transistors and said wirings;
and
annealing said semiconductor substrate to activate the implanted impurity ions and diffuse the impurities in said wirings of said conductive film into said semiconductor substrate at said connection regions.

4 more elements

Dependencies are inferred from the claim text.

Facts

Application: 08/719,399Filed 24 Sep 1996 · division
Priority: JP HEI 6-16802620 Jul 1994
Granted: 22 Dec 1998
Term ends: Not estimatedThe source records don’t support an estimate.

Classification6 codes

H10B 10/00
Static random access memory [sram] devices
Y10S 148/02
Metal treatment: contacts, special
Y10S 257/903
Active solid-state devices, e.g. transistors, solid-state diodes: fET configuration adapted for use as static memory cell
Y10S 257/904
FET configuration adapted for use as static memory cell: with passive components,, e.g. polysilicon resistors