Voltage boosting circuit having dual precharge circuits in semiconductor memory device
AssigneeSamsung Electronics Co., Ltd.
InventorJun-young Jeon
Life of this patent
Estimating the term…
Loading patent…
AssigneeSamsung Electronics Co., Ltd.
InventorJun-young Jeon
Estimating the term…
A voltage boosting circuit for a semiconductor memory device provides good set-up characteristics and reduces excessive voltage levels by utilizing a first precharge circuit during a first time interval after power is applied and second precharge circuit during a second time interval. The circuit includes a voltage boosting means having an output terminal for outputting a boosted voltage signal. The first precharge circuit is coupled between an internal power supply and the output terminal and includes a diode connected transistor. The second precharge circuit is coupled between an external power supply and the output terminal and includes a plurality of diode connected transistors connected in series. During the first time interval, the voltages of the internal and external power supplies are equal and the first precharge circuit, which has a relatively low turn-on voltage, precharges the output line, thereby providing good set-up characteristics. During the second and subsequent time intervals, the voltage of the external power supply is greater than the voltage of the internal power supply and the second precharge circuit, which has a relatively high turn-on voltage, precharges the output line to provide good set-up characteristics, but prevents the voltage level of the output line from becoming excessive, thereby enhancing the reliability of the gate oxide layer of a transistor that is coupled to the output line.
A voltage boosting circuit for a semiconductor memory device comprising:
A voltage boosting circuit for a semiconductor memory device comprising:
A circuit for precharging an output terminal of a voltage boosting circuit for a semiconductor memory device comprising:
A method for precharging an output terminal of a voltage boosting circuit for a semiconductor memory device comprising:
Dependencies are inferred from the claim text.