Efficient variable length encoder and decoder
AssigneeSony Corporation
InventorsTetsujiro Kondo, Kenji Takahashi
Life of this patent
Estimating the term…
Loading patent…
AssigneeSony Corporation
InventorsTetsujiro Kondo, Kenji Takahashi
Estimating the term…
There are provided an encoding circuit 2 which encodes pixel data by an ADRC method; a dividing circuit 3 which divides the data from the encoding circuit 2 into a plurality of bit planes; an encoding circuit 4 which encodes, with run length coding and Huffman coding, the data at every bit plane of the plurality of bit planes divided and generated by the dividing circuit; and a framing circuit 5 which adds an error correcting code to the encoded pixel data. The data encoded by the ADRC method are divided into the bit plane for each of MSB, 2nd MSB, . . . LSB and the respective bit planes are processed by the run length coding and Huffman coding, so that it is possible to compress the data with a high compressibility and at the same time minimize the lowering of the restoration capability of the data when an error is generated.
An apparatus for encoding image data in the form of bit plane data so as to provide compressed image data, comprising:
An apparatus for encoding image data in the form of bit plane data so as to provide compressed image data, comprising:.
An apparatus for decoding image data encoded in the form of bit plane data, comprising:
An apparatus for decoding image data encoded in the form of bit plane data, comprising:
Dependencies are inferred from the claim text.