US 5,848,284 AGranted

Method of transferring data between moderately coupled integer and floating point units

AssigneeIntel Corporation

InventorHarshvardhan Sharangpani

Life of this patent

Estimating the term…

Loading patent…

Abstract

A moderately coupled floating point and integer units of a processor allows for rapid transfer of data between the two units. The integer unit is comprised of a plurality of integer registers arranged into an integer register file and coupled to one or more integer execution units. Similarly, the floating point unit is comprised of a plurality of floating point registers arranged into a floating point register file and coupled to one or more floating point execution units. The two units operate as separate units except for the data transfer between them on a transfer bus. The transfer bus is the only direct data link between the two register files. Multiplexers are used to control the bit transfer between the two register files so that all or some of the bits of a register are transferred to a receiving register. Furthermore, the data transfer scheme allows for both numeric and Booleans to be transferred and compounding of Booleans can be performed in either numeric unit.

Claims3

Dependent claims

A method of transferring data between an integer register file of an integer processing unit and a floating point register file of a floating point processing unit, said integer and floating point register files respectively including 64-bit and 80-bit registers, with each of said integer and floating point register files having associated read and write ports, wherein said data is transferred on a bus coupled between said read and write ports of said integer and floating point register files, said method comprising the steps of:

executing a first instruction which transfers a mantissa value of a first floating point word from a first floating point register to a first integer register across said bus;
and
executing a second instruction which transfers sign and exponent values of said first floating point word from said first floating point register to a second integer register across said bus;
executing a third instruction which transfers a first integer value from a third integer register to a mantissa bit position of a second floating point register across said bus;
executing a fourth instruction which transfers a second integer value from a fourth integer register to sign and exponent bit positions of a third floating point register across said bus;
and
logically ORing said second and third floating point registers to form a second floating point word;
and further wherein,
said first instruction transfers bits 63:0 from said first floating point register to corresponding bit positions of said first integer register;
said second instruction transfers bits 79:64 from said first floating point register to corresponding bit positions of said second integer register;
said third instruction transfers bits 63:0 from said third integer register to corresponding bit positions of said second floating point register;
and
said fourth instruction transfers bits 15:0 of said fourth integer register to corresponding bit positions of said third floating point register.

10 more elements

A computer-readable medium having stored thereon a set of instructions for transferring data between an integer register file of an integer processing unit of a processor and a floating point register file of a floating point processing unit of said processor, said integer and floating point register files respectively including 64-bit and 80 -bit registers, with each of said integer and floating point register files having associated read and write ports, wherein said data is transferred on a bi-directional bus coupled between said read and write ports of said integer and floating point register files, and further wherein:

execution of a first instruction of said set causes a transfer of a mantissa value of a first floating point word from a first floating point register to a first integer register across said bi-directional bus;
execution of a second instruction of said set causes a transfer of sign and exponent values of said first floating point word from said first floating point register to a second integer register across said bi-directional bus;
execution of a third instruction of said set causes a transfer of a first integer value from a third integer register to a mantissa bit position of a second floating point register across said bi-directional bus;
and
execution of a fourth instruction of said set causes a transfer of a second integer value from a fourth integer register to sign and exponent positions of a third floating point register across said bi-directional bus:
and further wherein,
said first instruction transfers bits 63:0 from said first floating point register to corresponding bit positions of said first integer register:
said second instruction transfers bits 79:64 from said first floating point register to corresponding bit positions of said second integer register;
said third instruction transfers bits 63:0 from said third integer register to corresponding bit positions of said second floating point register, and
said fourth instruction transfers bits 15:0 of said fourth integer register to corresponding bit positions of said third floating point register.

7 more elements

Dependencies are inferred from the claim text.