Store buffer apparatus with two store buffers to increase throughput of a store operation

A store buffer apparatus connected to a CPU and a main storage unit, comprising:

• first buffer means for holding a pair of store address and store data in said main storage unit supplied from an operation execution unit of said CPU;
• a first latch connected to said first buffer means for holding an output said store address and said store data;
• a second latch connected cascade to said first latch for holding an output of said first latch;
• judgment means for comparing an output read out from said address array with an output of said second latch to judge whether cache hit check for said store address is successful or not;
• second buffer means connected to output of said second latch for holding the pair of store data and store address having been successful cache hit check judged by said judgment means;
• a cache memory connected to output of said second buffer means for storing said store data at said cache address;
• means connected to said first buffer means for supplying said store address received from said first buffer means to said address array;
• and
• a latch supplied with an output read out from said address array to hold said output and for supplying said output to said judgment means.

A store buffer apparatus comprising:

• first buffer means including a plurality of entries for temporarily holding pairs of store address and store data produced from an operation execution unit and written in a main storage unit and a cache memory;
• at least two cascade-connected latches connected cascade to said first buffer means for successively transmitting said store address and said store data;
• judgment means connected to output of said at least two cascade-connected latches and supplied with the pair of store address and store data taken out through said at least two cascade-connected latches from said first buffer means for performing cache hit check with said cache memory in pipe-line manner;
• second buffer means connected to output of said judgment means and including a plurality of entries for temporarily holding pairs of store data and store address judged as the cache hit check;
• a cache memory connected to output of said second buffer means for storing said store data at said store address;
• means for storing information indicating an effective data position in entries of said first and second buffer means to hold store data having a data length that does not use all of one entry of said first and second buffer means;
• means for judging whether first store data inputted to said second buffer means can be merged in the same entry with second store data already existing in said second buffer means;
• means for merging said first store data with said second store data to write the merged store data into said same entry when said judging means judges that said store data can be merged with each other;
• and
• means for updating said stored information indicating the effective data position in the entry of said second buffer means in response to said writing.

A store buffer apparatus connected to a CPU and a main storage unit, comprising:

• first buffer means for holding a pair of store address and store data in said main storage unit supplied from an operation execution unit of said CPU;
• a first latch connected to said first buffer means for holding an output said store address;
• a second latch connected to said first latch for holding an output of said first latch;
• judgment means for comparing an output read out from said address array with an output of said second latch to judging whether cache hit check for said store address is successful or not;
• second buffer means for holding the pair of store data and store address having successful cache hit check judged by said judgment means;
• an address coincidence detection circuit for detecting whether data to be stored in the same address as the data stored in said second buffer means is present or not;
• a first mask buffer connected to said first buffer means for holding a first byte mask indicating a position in the address field in which effective data exists;
• a plurality of cascade-connected latched connected to said mask buffer for holding said byte mask by a time corresponding to a time that said judgment means performs cache hit check in response to the output of said second latch;
• and
• a second mask buffer connected to said cache hit check signal generating logic circuit and including a second byte mask for indicating that the data stored in said second buffer means has a format into which two data are merged on the basis of an output of said first mask buffer,
• wherein said cache hit check signal generating logic circuit supplies a data holding signal to said second buffer means so that data to be stored is stored in the same address when an output of said address coincidence detection circuit indicates coincidence of the address.