Raised silicided source/drain electrode formation with reduced substrate silicon consumption
AssigneesSharp Microelectronics Technology, Inc., Sharp Kabushiki Kaisha
InventorsJer-shen Maa, Shen Teng Hsu
Life of this patent
Estimating the term…
Loading patent…
AssigneesSharp Microelectronics Technology, Inc., Sharp Kabushiki Kaisha
InventorsJer-shen Maa, Shen Teng Hsu
Estimating the term…
A method is provided for forming silicided source/drain electrodes in active devices wherein the electrodes have very thin junction regions. In the process silicidation material is deposited on the wafer and rapid-thermal-annealed at a temperature and for a time calculated to produce metal-rich or silicon-deficient silicide on the electrodes. The metal-rich or silicon-deficient silicide is selectively formed on the semiconductor electrodes and not on oxide or other insulating surfaces. A selective etch removes the silicidation material which has not reacted with silicon, including metal overlying insulating surfaces. Then, after cleaning the silicide surfaces, a layer of silicon is deposited over the structure and a second rapid thermal anneal is performed at a higher temperature than the first rapid thermal anneal. In the second rapid thermal anneal additional silicon from the deposited silicon layer is incorporated into the silicide converting it from metal-rich or silicon-deficient silicide into the more stable disilicide phase silicide. Upon removal of any unconsumed silicide, the disilicide contacts are completed. The process can be controlled to produce ultra-thin junction depths of less than 500 .ANG. with overlying silicide contacts of up to 1000 .ANG. or more in thickness. The result is the formation of thermally stable silicide contacts which are self-aligned with the electrodes.
A method of forming a raised silicided source/drain electrode structure for use in a MOS transistor, the electrode structure being formed on a semiconductor substrate having a surface layer of single-crystal silicon, the steps in the method comprising:
A method of forming silicided electrodes on an active area of a semiconductor substrate where devices are formed, the active area including a layer of single-crystal silicon adjacent the surface of the substrate, a gate structure on the single-crystal silicon, and electrode areas on the single-crystal silicon on opposite sides of the gate structure, the gate structure including a gate electrode, gate insulation, and insulating sidewalls, the steps in the method comprising:
A method of forming a MOS transistor with silicided source and drain electrodes in a selected area of a semiconductor substrate which includes a surface layer of single-crystal silicon and includes a gate structure centrally disposed on the selected area of the substrate, the gate structure including a gate electrode, gate insulation, and insulating sidewalls, the method comprising the following steps:
Dependencies are inferred from the claim text.