US 5,822,225 AGranted

Self-calibrating data processors and methods for calibrating same

AssigneeEricsson Raynet

InventorsJames Quaderer, Kirk Sanders

Life of this patent

Estimating the term…

Loading patent…

Abstract

Highly accurate, self-calibrating data processors and methods for calibrating the same use internal analog references with negligible time and temperature drifts. A first input reference signal set generated by any accurate, precision analog reference is applied to a data processor. The corresponding output response is compared to the theoretical ideal output response to determine the data processor's initial gain and offset errors. This information can be stored in non-volatile memory, recalled, and used to compensate for the data processor's initial gain and offset errors during actual use of the data processor. Subsequent errors due to time and temperature drifting can be determined by comparing the output responses to a second input reference signal set which is generated by the internal analog reference. The subsequent errors can be combined with the initial errors to compensate for system errors within the data processor.

Claims2

Dependent claims

A method of calibrating the output of a data processor, comprising the steps of:

applying first and second analog input reference signals I.sub.1 and I.sub.2 from an accurate external reference to generate respective first and second digital output values O.sub.1 and O.sub.2 ;
comparing O.sub.1 and O.sub.2 with respective ideal digital output values O.sub.1t and O.sub.2t to determine initial gain and offset errors A.sub.1 and B.sub.1, respectively, where A.sub.1 =(O.sub.1 -O.sub.2)/(O.sub.1t -O.sub.2t), where B.sub.1 =(O.sub.2 -O.sub.2t)*A.sub.1, and where I.sub.1 and I.sub.2 are selected so that their corresponding respective ideal digital output values O.sub.1t and O.sub.2t are relatively close to the minimum and maximum output values of an analog-to-digital converter circuit within the data processor;
storing A.sub.1 and B.sub.1 in an internal memory storage device;
applying an input signal I.sub.in to the data processor to generate a non-calibrated output signal O.sub.pre-comp ;
and
compensating O.sub.pre-comp to thereby output a calibrated signal O.sub.comp to account for initial gain and offset errors A.sub.1 and B.sub.1, where O.sub.comp =(O.sub.pre-comp -B.sub.1)/A.sub.1.

3 more elements

Dependencies are inferred from the claim text.