Apparatus and method for signal processing
AssigneeAssociative Computing Ltd.
InventorAvidan Akerib
Life of this patent
Estimating the term…
Abstract
Associative signal processing apparatus for processing an incoming signal including a plurality of samples, the apparatus including a two-dimensional array of processors, each processor including a multiplicity of content addressable memory cells, each sample of an incoming signal being processed by at least one of the processors, and a register array including at least one register operative to store responders arriving from the processors and to provide communication, within a single cycle, between non-adjacent processors.
Claims11
Associative signal processing apparatus for processing an incoming signal comprising a plurality of samples, the apparatus comprising:
- an array of processors, each processor including a multiplicity of content addressable memory (CAM) cells, said array forming a two dimensional array of said content addressable memory cells, each sample of an incoming signal being processed by at least one of the processors using at least one of said memory cells;
- and
- a linear register array including a plurality of registers operative to store responders arriving from the processors and to provide communication, within a single cycle, between non-adjacent processors processing non-adjacent samples.
Associative signal processing apparatus for processing an incoming signal comprising a plurality of samples, the apparatus comprising:
- an array of processors, each processor including a multiplicity of content addressable memory (CAM) cells, said array forming a two dimensional array of said content addressable memory cells, each sample of an incoming signal being processed by at least one of the processors using at least one of said memory cells;
- and
- a linear register array including at least one resister operative to store responders arriving from the processors and to provide communication, within a single cycle, between non-adjacent processors;
- an I/O buffer register including CAM cells operative to input and output a signal.
Dependencies are inferred from the claim text.