Floating point addition methods and apparatus
AssigneeSun Microsystems, Inc.
InventorsValery Y. Gorshtein, Anatoly I. Grushin, Sergey R. Shevtsov
Life of this patent
Estimating the term…
Loading patent…
AssigneeSun Microsystems, Inc.
InventorsValery Y. Gorshtein, Anatoly I. Grushin, Sergey R. Shevtsov
Estimating the term…
A floating point addition unit includes two subunits each of which performs the addition. One subunit ("rounding subunit") rounds the addition result, and the other subunit ("non-rounding subunit") does not. The result of the rounding subunit is selected as the addition result when one of the following conditions (R1), (R2), (R3) is true: (R1) the operation is an effective addition; (R2) the operation is an effective subtraction, the magnitude ED of the difference between the exponents of the operands is 1, and normalization of the result is not required; (R3) the operation is an effective subtraction and ED>1. The addition result is selected from the non-rounding subunit in the remaining cases. In some embodiments, the rounding subunit overlaps rounding with adding the operands, significands. In some embodiments, the addition unit satisfies ANSI/IEEE Standard 754-1985.
A floating point unit comprising:
A method for adding a plurality of floating point operands, the method comprising:
A method for providing a floating point unit, the method comprising:
A floating point unit comprising:
A method for adding floating point operands, the method comprising:
Dependencies are inferred from the claim text.