System and method for testing and debugging a multiprocessing interrupt controller
AssigneeAdvanced Micro Devices, Inc.
InventorsQadeer Qureshi, Steve Ennis, Michael T. Wisor
Life of this patent
Estimating the term…
Abstract
A processing system comprising at least one processing unit, a plurality of I/O devices, and a central interrupt control unit intercoupling the processing unit and the plurality of I/O devices. The central interrupt control unit is configured to receive interrupt signals from the I/O devices and is configured to distribute said interrupt signals to the processing unit. The central interrupt control unit is further configured to provide a signal simulative of an interrupt signal to simplify the testing process.
Claims18
An interrupt control unit for a symmetrical multiprocessing system, comprising:
- a plurality of interrupt input channels for receiving interrupt signals;
- a plurality of interrupt output channels configured to provide said interrupt signals to a plurality of processors;
- a central interrupt controller operatively coupled to said plurality of interrupt input channels and configured to selectively provide a given interrupt signal to one of said plurality of interrupt output channels;
- and
- a testing mechanism configured to provide test interrupt signals to said plurality of interrupt input channels simulative of said interrupt signals.
A multiprocessing system comprising:
- a plurality of processing units;
- a plurality of I/O devices;
- a central interrupt control unit operatively coupling said plurality of processing units and said plurality of I/O devices, wherein said central interrupt control unit is configured to receive interrupt signals from said plurality of I/O devices and is configured to distribute said interrupt signals to said plurality of processing units;
- and wherein said central interrupt control unit includes means for providing at least one signal simulative of at least one of said interrupt signals;
- and
- a testing mechanism configured to provide test interrupt signals to said central interrupt control unit simulative of said interrupt signals.
Dependencies are inferred from the claim text.