US 5,786,617 AGranted

High voltage charge pump using low voltage type transistors

AssigneeNational Semiconductor Corporation

InventorsRichard B. Merrill, Whu-ming Young

Life of this patent

Estimating the term…

Loading patent…

Abstract

An integrated circuit includes an N isolation buried layer underlying high density and low voltage type P channel and N channel transistors to define islands of arbitrary voltage on the substrate. Thus such transistors, which otherwise are capable only of low voltage operation, become capable of operating at high voltage relative to the substrate. This allows integration, on a single chip, of high voltage circuit elements with low voltage and high density transistors all formed by the same fabrication process sequence. In one example this allows creation of an 18 volt range charge pump using a CMOS process which normally provides only 3 volt operating range transistors. This then allows integration on a single integrated circuit chip of a complex digital logic function such as a UART (universal asynchronous receiver and transmitter) with a high voltage function such as an RS-232 interface, including integrated capacitors for the RS-232 interface charge pump.

Claims6

Dependent claims

An integrated circuit, comprising:

a semiconductor substrate having a principal surface and doped to have a first conductivity type;
a plurality of transistors formed in the substrate in isolated areas of arbitrary voltages, each transistor comprising:
a source and drain region spaced apart in the substrate and each extending to the principal surface, each doped to have the first conductivity type and each formed in a well region of a second conductivity type;
a gate electrode overlying the principal surface between the source and drain regions;
and
an isolation layer doped to have the second conductivity type, formed in the substrate and underlying the source, drain, well region and gate electrode and spaced apart from the source and drain regions and from a backside surface of the substrate;
wherein the well region of a first of the transistors is connected to a supply voltage of +3.3 volts, and the well region of a second of the transistors is connected to a supply voltage of +9 volts, and the substrate is connected to a negative voltage supply.

4 more elements

Dependencies are inferred from the claim text.

Facts

Application: 08/556,295Filed 5 Oct 1995 · continuation
Priority: 1 Apr 1994
Granted: 28 Jul 1998
Term ends: Not estimatedThe source records don’t support an estimate.

Classification11 codes

H10D 62/151
Source or drain regions of field-effect devices: of igfets
H02M 3/07
Using resistors or capacitors, e.g. potential divider: using capacitors charged and discharged alternately by semiconductor devices with control…
H10D 30/603
Having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs: having asymmetry in the channel direction, e.g. lateral…
H10D 62/371
Of igfets: inactive supplementary semiconductor regions, e.g. for preventing punch-through, improving capacity effect or leakage current