Color burst forming circuit and color burst gate pulse forming circuit
AssigneeRohm Co., Ltd.
InventorSadakazu Murakami
Life of this patent
Estimating the term…
Abstract
A color burst gate pulse forming circuit has a first counter, a second counter, a logic circuit, and a decoding circuit. The first counter counts a chrominance subcarrier supplied in a form of a clock. The second counter starts counting said chrominance subcarrier in synchronization with a horizontal synchronizing signal, and resets itself in a period longer than half a horizontal scanning period and shorter than one horizontal scanning period. The logic circuit controls the operating period of the first counter based on an output from the second counter and said horizontal synchronizing signal. The decoding circuit decodes a count output from the first counter, and outputs color burst gate pulses based on a predetermined count output.
Claims4
A color burst gate pulse forming circuit comprising:
- a first counter that counts a chrominance subcarrier supplied in a form of a clock;
- a second counter that starts counting said chrominance subcarrier in synchronization with a horizontal synchronizing signal and resets itself in a period longer than half a horizontal scanning period and shorter than one horizontal scanning period;
- means that controls an operation period of said first counter based on an output from said second counter and said horizontal synchronizing signal;
- and
- means that outputs color burst gate pulses based on a count output from said first counter.
A color burst forming circuit comprising:
- a first counter that counts a chrominance subcarrier supplied in a form of a clock;
- a second counter that starts counting said chrominance subcarrier in synchronization with a horizontal synchronizing signal and resets itself in a period longer than half a horizontal scanning period and shorter than one horizontal scanning period;
- means that controls an operation period of said first counter based on an output from said second counter and said horizontal synchronizing signal;
- means that outputs color burst gate pulses based on a count output from said first counter;
- a flip-flop that is triggered in synchronization with starting of counting operation of said second counter and that inverts its output pulses every time triggering occurs;
- and
- a PAL switch that inverts said chrominance subcarrier every horizontal scanning period based on an output from said flip-flop.
Dependencies are inferred from the claim text.