Data link module for time division multiplexing control systems
AssigneeSquare D Company
InventorRobert E. Riley
Life of this patent
Estimating the term…
Abstract
A programmable data link module is used on a time division multiplex data bus and includes a system master clock signal. The module is functional as an input device, an output device, or both as an input and output device. It receives data from the data bus during a selected time slot for a selected number of frames to control output devices connected to it. The data link module includes a clock loss signal for generating an inhibit signal when a loss of the master clock signal is detected. The inhibit signal will prevent any changes to the state of the output device during the duration of the loss of the master clock signal.
Claims13
In a data link module with an integrated circuit having means for producing a data output signal representative of a data bus signal on a time division multiplexing basis for use in a time division multiplexing control system having a master synchronous clock for producing a master clock signal for establishing time division multiplexing frames, a clock loss output lock, comprising:
- A. means for detecting loss of the master clock signal;
- B. means for storing a signal representative of detection of loss of the master clock signal;
- and
- C. means for inhibiting said output signal producing means from changing the state of the data output signal despite changes in the data bus signal in response to detecting loss of the master clock signal.
In a data link module for the passage of a local input signal at an input terminal during a preselected associated one of a plurality of time division multiplexing time slots defined by a synchronous master clock signal to a data bus terminal, the improvement being an input synchronizer, comprising:
- means responsive to the synchronous master clock signal and the input signal to store the input signal occurring at the beginning of the associated one of the plurality of time division multiplexing time slots for substantially the entire duration of the associated time slot regardless of subsequent changes in the local input signal during the associated time slot;
- and
- means for passing the stored input signal to a data bus terminal during substantially the entire duration of the associated time slot.
An I/O module coupled to a data bus for use in a time division multiplexing control system, the I/O module comprising:
- A. an output circuit for controlling status of an output device coupled to the I/O module in response to input data received from the data bus;
- B. a control circuit for receiving a system clock signal having a plurality of time slots per a repetitive time frame and for generating a synchronous signal in synchronization with the system clock signal;
- C. a clock loss detection circuit for monitoring the system clock signal and for generating a clock loss signal if the system clock signal is absent;
- D. a memory for storing the clock loss signal;
- and;
- E. a logic circuit for generating an inhibit signal for inhibiting a change in the status of the output device in combination with the stored clock loss signal.
Dependencies are inferred from the claim text.