System and method for generating fractional length delay lines in a digital signal processing system
AssigneeThe Board of Trustees of the Leland Stanford Junior University
InventorsScott A. Van Duyne, David A. Jaffe, Gregory P. Scandalis, Timothy S. Stilson
Life of this patent
Estimating the term…