# US 5,710,461 A · SRAM cell fabrication with interlevel dielectric planarization

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 5,710,461 A
- Document ID: US5710461A
- Status: Granted
- Kind: A
- Application number: 08/781,429
- Filed: 1997-01-10
- Granted: 1998-01-20
- Earliest claimed: 1993-12-17
- Assignees: SGS-Thomson Microelectronics S.A.
- Inventors: Loi Nguyen; Ravishankar Sundaresan
- Web page: https://patentgrep.com/patent/US5710461A

## CPC

- H10W 20/092: {by smoothing the dielectric parts}
- H10B 10/00: Static random access memory [SRAM] devices
- H10B 10/15: {comprising a resistor load element}
- Y10S 257/903: FET configuration adapted for use as static memory cell
- Y10S 257/904: with passive components,, e.g. polysilicon resistors
- H10W: GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10B: ELECTRONIC MEMORY DEVICES
- Y10S: TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS

## Abstract

A 4-T SRAM cell in which two layers of permanent SOG (with an intermediate oxide layer) are used to provide planarization between the first and topmost poly layers.

## Claims

### Claim 1

An integrated circuit SRAM cell, comprising:
a substrate which includes at least one substantially monolithic body of semiconductor a first patterned thin-film layer comprising polysilicon;
a second patterned thin-film layer comprising polysilicon and overlying said first thin-film layer, said second layer being doped to provide high conductivity;
a patterned interlevel dielectric overlying portions of said first and second thin-film layers, said interlevel dielectric including multiple independently planarized layers of dielectric material therein, said multiple independently planarized layers including a lower portion of a spin-on glass a middle portion of a dielectric material which is not spin-on glass, and an upper portion of spin-on glass;
a third patterned thin-film layer comprising substantially undoped polysilicon having a very high resistivity;
wherein said first patterned thin-film layer is configured to provide transistor gates, and said first and second thin-film layers are interconnected to provide an array of latches, and said third thin-film layer overlies said patterned interlevel dielectric and is interconnected through contact holes with said first and second layers to provide resistive loads for each said latch.

### Claim 2 (depends on 1)

The integrated circuit of claim 1, wherein said first thin-film layer also comprises a silicide cladding.

### Claim 3 (depends on 1)

The SRAM cell of claim 1, wherein said interlevel dielectric comprises two layers of spin-on glass.

### Claim 4 (depends on 1)

The SRAM cell of claim 1, wherein said interlevel dielectric also comprises at least two dielectric layers which are not planarized.

### Claim 5 (depends on 1)

The SRAM cell of claim 1, wherein said second interlevel dielectric comprises at least four layers.

### Claim 6 (depends on 1)

The SRAM cell of claim 1, wherein said loads each have a resistance value of about 1T.OMEGA..

### Claim 7

An integrated circuit SRAM cell, comprising:
first and second overlaid thin-film conductor layers, each comprising clad polysilicon; at least one of said conductor layers being capacitively coupled to substantially monolithic semiconductor material to define field-effect transistor channels therein;
a patterned interlevel dielectric overlying portions of said second thin-film layer, and including multiple independently planarized layers of dielectric material therein, said multiple independently planarized layers of dielectric material including at least three different layers of dielectric material, with at least two of said layers of dielectric material being independently planarized layers of pin-on glass;
a third patterned thin-film layer comprising substantially undoped polysilicon having a very high resistivity, and lying on a substantially planar top surface of said patterned interlevel dielectric;
wherein said first patterned thin-film layer is configured to provide transistor gates, and lust and second thin-film layers are interconnected to provide an array of latches, and said third thin-film layer overlies said patterned interlevel dielectric and is interconnected through contact holes with said first and second layers to provide passive loads for respective ones of said latches.

### Claim 8 (depends on 7)

The SRAM cell of claim 7, wherein said interlevel dielectric comprises two layers of spin-on glass.

### Claim 9 (depends on 7)

The SRAM cell of claim 7, wherein said interlevel dielectric also comprises at least two dielectric layers which are not planarized.

### Claim 10 (depends on 7)

The SRAM cell of claim 7, wherein said interlevel dielectric comprises at least four layers.

### Claim 11 (depends on 7)

The SRAM cell of claim 7, wherein said loads each have a resistance value of about 1T.OMEGA..

### Claim 12

An integrated circuit SRAM cell, comprising:
at least one patterned thin-film conductor layer comprising polysilicon and being capacitively coupled to substantially monolithic semiconductor material to define field-effect transistor channels therein;
a patterned interlevel dielectric overlying said thin-film conductor layers, and including multiple independently planarized layers of dielectric material therein, said multiple independently planarized layers of dielectric material including at least three different layers of dielectric material, with at least two of said layers of dielectric material being independently planarized layers of spin-on glass;
an additional patterned thin-film layer comprising substantially intrinsic polysilicon, and lying on a substantially planar top surface of said patterned interlevel dielectric;
wherein said patterned thin-film conductor layer are interconnected to provide an array of latches, and said additional thin-film layer overlies said patterned interlevel dielectric and is interconnected through contact holes with said conductor layers to provide passive loads for respective ones of said latches.

### Claim 13 (depends on 12)

The SRAM cell of claim 12, wherein said additional layer comprises SIPOS.

### Claim 14 (depends on 12)

The SRAM cell of claim 12, wherein said additional layer comprises polysilicon doped with chlorine.

### Claim 15 (depends on 12)

The SRAM cell of claim 12, wherein said interlevel dielectric comprises two layers of spin-on glass.

### Claim 16 (depends on 12)

The SRAM cell of claim 12, wherein said interlevel dielectric also comprises at least two dielectric layers which are not planarized.

### Claim 17 (depends on 12)

The SRAM cell of claim 12, wherein said interlevel dielectric comprises at least four layers.

### Claim 18 (depends on 12)

The SRAM cell of claim 12, wherein said loads each have a resistance value of about 1T.OMEGA..