# US 5,710,455 A · Lateral MOSFET with modified field plates and damage areas

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 5,710,455 A
- Document ID: US5710455A
- Status: Granted
- Kind: A
- Application number: 08/681,683
- Filed: 1996-07-29
- Granted: 1998-01-20
- Earliest claimed: 1996-07-29
- Assignees: Motorola, Inc.
- Inventors: Mohit Bhatnagar; Charles E. Weitzel; Michael Zunino
- Web page: https://patentgrep.com/patent/US5710455A

## CPC

- H10D 64/112: {comprising multiple field plate segments}
- H10D 30/603: {having asymmetry in the channel direction, e.g. lateral high-voltage MISFETs having drain offset region or extended drain IGFETs [EDMOS]}
- H10D 62/126: {Top-view geometrical layouts of the regions or the junctions}
- H10D 64/254: {for lateral devices wherein the source or drain electrodes extend entirely through the semiconductor bodies, e.g. via-holes for back side contacts}
- H10D 64/257: {for lateral devices wherein the source or drain electrodes are characterised by top-view geometrical layouts, e.g. interdigitated, semi-circular, annular or L-shaped electrodes (source or drain electrodes of TFTs H10D30/673)}
- H10D 62/8325: {Silicon carbide}
- H10D 64/519: {characterised by their top-view geometrical layouts}
- H10D: INORGANIC ELECTRIC SEMICONDUCTOR DEVICES

## Abstract

A FET including a channel region and a drift region in a channel layer with a source in the channel region and a drain in the drift region. The current channel between the source and drain defining a straight transistor portion and a curved transistor portion. An oxide with a thin portion overlying the channel region and a thick portion overlying the drift region, and a gate on the thin oxide overlying the current channel. A drain field plate and a gate field plate on the thick oxide with spaced apart edges and a damaged region underlying the edges of the field plates only in the curved transistor portion to reduce electric fields at the edges of the field plates. Also, the current channel has a greater length and the edges are spaced apart farther in the curved transistor portions.

## Claims

### Claim 1

A field effect transistor comprising:
a substrate including an area with a first conductivity type;
a channel layer positioned on the substrate and defining a surface, the channel layer having a second conductivity type and a first doping concentration;
a laterally extending drift region defined in the channel layer, the drift region having the second conductivity type and a second doping concentration higher than the first doping concentration;
a first current carrying terminal positioned in electrical contact with the channel layer, the first current carrying terminal including a first contact region having the second conductivity type and a third doping concentration greater than the second doping concentration, the first contact region being defined in the channel layer adjacent the surface thereof and spaced from the drift region so as to define a channel region in the channel layer, the first current carrying terminal further including a first ohmic metal contact on the surface of the channel layer and in electrical contact with the first contact region;
a second current carrying terminal positioned in electrical contact with the drift region, the second current carrying terminal including a second contact region having the second conductivity type and the third doping concentration, the second contact region being defined in the channel layer adjacent the surface thereof and adjacent the drift region, the second current carrying terminal further including a second ohmic metal contact on the surface of the channel layer and in electrical contact with the second contact region;
the drift region, the first contact region, the channel region and the second contact region extending laterally, generally parallel with the surface of the channel layer and defining a straight transistor portion and a curved transistor portion;
a dielectric layer positioned on the channel layer and including a first portion with a first thickness overlying the channel region and a second portion with a second thickness greater than the first thickness overlying the drift region, the second portion extending laterally from the first portion to adjacent the second metal ohmic contact;
a control terminal including a third metal contact positioned on a surface of the first portion of the dielectric layer overlying the channel region;
the second ohmic metal contact having a first field plate electrically attached to the second metal contact and positioned on the second portion of the dielectric layer so as to define an edge extending toward the control terminal; and
a damaged region defined in the drift region and underlying the edges of the first field plate and the third metal contact only in the curved transistor portion to reduce electric fields at the edges of the first field plate and the third metal contact.

### Claim 2 (depends on 1)

A field effect transistor as claimed in claim 1 wherein the substrate and channel layer are formed from a silicon carbide material system.

### Claim 3 (depends on 1)

A field effect transistor as claimed in claim 1 wherein the substrate includes a subchannel layer defining the area with the first conductivity type, the subchannel layer and the channel layers being epitaxial layers.

### Claim 4 (depends on 1)

A field effect transistor as claimed in claim 1 wherein the edge of the first field plate extends toward the control terminal a first distance in the straight transistor portion and a second distance, greater than the first distance, in the curved transistor portion.

### Claim 5 (depends on 1)

A field effect transistor as claimed in claim 1 wherein the third metal contact includes a second field plate electrically attached to the third metal contact and positioned on the second portion of the dielectric layer so as to define an edge extending toward the second current carrying terminal, the edge of the second field plate being spaced from the edge of the first field plate.

### Claim 6 (depends on 5)

A field effect transistor as claimed in claim 5 wherein the edge of the second field plate is spaced from the edge of the first field plate a first distance in the straight transistor portion and a second distance, greater than the first distance, in the curved transistor portion.

### Claim 7 (depends on 1)

A field effect transistor as claimed in claim 1 wherein the first contact region of the first current carrying terminal and the second contact region of the second current carrying terminal define a current channel therebetween, and the current channel has a first length in the straight transistor portion and a second length, greater than the first length, in the curved transistor portion.

### Claim 8

A field effect transistor comprising:
a substrate formed from a silicon carbide material system and including a first conductivity type area;
a channel layer positioned on the first conductivity type area of the substrate and defining a surface, the channel layer having a second conductivity type and a first doping concentration;
a laterally extending drift region defined in the channel layer, the drift region having the second conductivity type and a second doping concentration higher than the first doping concentration;
a source terminal positioned in electrical contact with the channel layer, the source terminal including a source contact region having the second conductivity type and a third doping concentration greater than the second doping concentration, the source contact region being defined in the channel layer adjacent the surface thereof and spaced from the drift region so as to define a channel region in the channel layer, the source terminal further including a source contact on the surface of the channel layer and in electrical contact with the source contact region;
a drain terminal positioned in electrical contact with the drift region, the drain terminal including a drain contact region having the second conductivity type and the third doping concentration, the drain contact region being defined in the channel layer adjacent the surface thereof and adjacent the drift region, the drain terminal further including a drain contact on the surface of the channel layer and in electrical contact with the drain contact region, the source contact region and the drain contact region defining a current channel therebetween including the channel region and a portion of the drift region;
the current channel extending laterally, generally parallel with the surface of the channel layer and defining a straight transistor portion and a curved transistor portion, and the current channel having a first length in the straight transistor portion and a second length, greater than the first length, in the curved transistor portion;
an oxide layer positioned on the channel layer and including a first portion with a first thickness overlying the channel region and a second portion with a second thickness greater than the first thickness overlying the drift region, the second portion extending laterally from the first portion to adjacent the drain contact;
a gate terminal including a gate contact positioned on a surface of the first portion of the oxide layer overlying a portion of the channel region in the current channel;
the drain contact having a first field plate electrically attached to the drain contact and positioned on the second portion of the oxide layer so as to define an edge extending toward the gate terminal; and
a damaged region defined in the drift region and underlying the edges of the first field plate and the gate contact in the curved transistor portion to reduce electric fields at the edges of the first field plate and the gate contact.

### Claim 9 (depends on 8)

A field effect transistor as claimed in claim 8 wherein the edge of the first field plate extends toward the gate terminal a first distance in the straight transistor portion and a second distance, greater than the first distance, in the curved transistor portion.

### Claim 10 (depends on 8)

A field effect transistor as claimed in claim 8 wherein the gate contact has a second field plate electrically attached to the gate contact and positioned on the second portion of the oxide layer so as to define an edge extending toward the drain terminal.

### Claim 11 (depends on 10)

A field effect transistor as claimed in claim 10 wherein the edge of the second field plate is spaced from the edge of the first field plate a first distance in the straight transistor portion and the edge of the second field plate is spaced from the edge of the first field plate a second distance, greater than the first distance, in the curved transistor portion.

### Claim 12

A field effect transistor comprising:
a substrate formed from a silicon carbide material system and including a first conductivity type area;
a channel layer positioned on the first conductivity type area of the substrate and defining a surface, the channel layer having a second conductivity type and a first doping concentration;
a laterally extending drift region defined in the channel layer, the drift region having the second conductivity type and a second doping concentration higher than the first doping concentration;
a source terminal positioned in electrical contact with the channel layer, the source terminal including a source contact region having the second conductivity type and a third doping concentration greater than the second doping concentration, the source contact region being defined in the channel layer adjacent the surface thereof and spaced from the drift region so as to define a channel region in the channel layer, the source terminal further including a source contact on the surface of the channel layer and in electrical contact with the source contact region;
a drain terminal positioned in electrical contact with the drift region, the drain terminal including a drain contact region having the second conductivity type and the third doping concentration, the drain contact region being defined in the channel layer adjacent the surface thereof and adjacent the drift region, the drain terminal further including a drain contact on the surface of the channel layer and in electrical contact with the drain contact region, the source contact region and the drain contact region defining a current channel therebetween including the channel region and a portion of the drift region;
the current channel extending laterally, generally parallel with the surface of the channel layer and defining a straight transistor portion and a curved transistor portion, and the current channel having a first length in the straight transistor portion and a second length, greater than the first length, in the curved transistor portion;
an oxide layer positioned on the channel layer and including a first portion with a first thickness overlying the channel region and a second portion with a second thickness greater than the first thickness overlying the drift region, the second portion extending laterally from the first portion to adjacent the drain contact;
a gate terminal including a gate contact positioned on a surface of the first portion of the oxide layer overlying a portion of the channel region in the current channel;
the drain contact having a first field plate electrically attached to the drain contact and positioned on the second portion of the oxide layer so as to define an edge extending toward the gate terminal;
the gate contact having a second field plate electrically attached to the gate contact and positioned on the second portion of the oxide layer so as to define an edge extending toward the drain terminal, and the edge of the second field plate being spaced from the edge of the first field plate a first distance in the straight transistor portion and a second distance, greater than the first distance, in the curved transistor portion; and
a damaged region defined in the drift region and underlying the edges of the first and second field plates.

### Claim 13

A field effect transistor comprising:
a substrate formed from a silicon carbide material system and including a first conductivity type area;
a channel layer positioned on the first conductivity type area of the substrate and defining a surface, the channel layer having a second conductivity type and a first doping concentration;
a laterally extending drift region defined in the channel layer, the drift region having the second conductivity type and a second doping concentration higher than the first doping concentration;
a source terminal positioned in electrical contact with the channel layer, the source terminal including a source contact region having the second conductivity type and a third doping concentration greater than the second doping concentration, the source contact region being defined in the channel layer adjacent the surface thereof and spaced from the drift region so as to define a channel region in the channel layer, the source terminal further including a source contact on the surface of the channel layer and in electrical contact with the source contact region;
a drain terminal positioned in electrical contact with the drift region, the drain terminal including a drain contact region having the second conductivity type and the third doping concentration, the drain contact region being defined in the channel layer adjacent the surface thereof and adjacent the drift region, the drain terminal further including a drain contact on the surface of the channel layer and in electrical contact with the drain contact region, the source contact region and the drain contact region defining a current channel therebetween including the channel region and a portion of the drift region;
the current channel extending laterally, generally parallel with the surface of the channel layer and defining a straight transistor portion and a curved transistor portion, and the current channel having a first length in the straight transistor portion and a second length, greater than the first length, in the curved transistor portion;
an oxide layer positioned on the channel layer and including a first portion with a first thickness overlying the channel region and a second portion with a second thickness greater than the first thickness overlying the drift region, the second portion extending laterally from the first portion to adjacent the drain contact;
a gate terminal including a gate contact positioned on a surface of the first portion of the oxide layer overlying a portion of the channel region in the current channel;
the drain contact having a first field plate electrically attached to the drain contact and positioned on the second portion of the oxide layer so as to define an edge extending toward the gate terminal;
the gate contact having a second field plate electrically attached to the gate contact and positioned on the second portion of the oxide layer so as to define an edge extending toward the drain terminal, and the edge of the second field plate being spaced from the edge of the first field plate a first distance in the straight transistor portion and a second distance, greater than the first distance, in the curved transistor portion; and
a damaged region defined in the drift region and underlying the edges of the first and second field plates only in the curved transistor portion to reduce electric fields at the edges of the first field plate and the third metal contact.