# US 5,706,056 A · Signal processing apparatus for use with a digital video tape recorder

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 5,706,056 A
- Document ID: US5706056A
- Status: Granted
- Kind: A
- Application number: 08/347,329
- Filed: 1995-03-13
- Granted: 1998-01-06
- Earliest claimed: 1993-03-31
- Assignees: Sony Corporation
- Inventors: Mamoru Ueda
- Web page: https://patentgrep.com/patent/US5706056A

## CPC

- H04N 5/9267: {using time division multiplex of the PCM audio and PCM video signals}
- H04N 5/9261: {involving data reduction}
- H04N 5/9264: {using transform coding}
- H04N 5/9265: {with processing of the sound signal}
- H04N 5/945: for signals recorded by pulse code modulation
- H04N: PICTORIAL COMMUNICATION, e.g. TELEVISION

## Abstract

In a signal processing apparatus having a plurality of signal processing circuits where predetermined data is to be output sequentially through the plurality of signal processing circuits, when signal processing is performed at each signal processing circuit, timing necessary for respective signal processing is added to the data to be transmitted, as a header information, so that a complicated construction, such that a circuit for obtaining timing necessary for signal processing is added at each signal processing circuit, can be avoided, and the data can be securely processed and delivered at each signal processing circuit.

## Claims

### Claim 1

A signal processing apparatus for digital video signal for performing a predetermined signal processing for digital video signal, comprising:
a block shuffling circuit for making input digital video signal into a predetermined unit in order to perform a block conversion coding and shuffle it to obtain a shuffle data, and then for outputting said shuffle data with adding a block number information and color field information of said digital video signal as header data;
a block conversion coding circuit receiving the output of the block shuffling circuit for performing block conversion coding for said shuffle data to obtain coded data, and for outputting said coded data with adding said header data;
a quantization circuit receiving the output of the block conversion coding circuit for quantizing said coded data to obtain quantized data, and for outputting said quantized data with adding said header data to which quantization level information in quantizing is added;
a variable-length coding circuit receiving the output of the quantization circuit for processing variable-length coding to said quantized data to obtain variable-length coded data, and for outputting said variable-length coded data with adding said header data; and
an error correcting outer coding circuit receiving the output of the variable-length coding circuit for generating error correcting coding data in accordance with said block number information, and for outputting said error correcting coding data with adding the output of said variable-length coding circuit.

### Claim 2 (depends on 1)

The signal processing apparatus according to claim 1 further comprising, a shuffling circuit receiving the output of said error correcting outer coding circuit for shuffling said variable-length coded data in accordance with said block number information to obtain shuffle data, and for outputting said shuffle data with adding said header data.

### Claim 3 (depends on 2)

The signal processing apparatus according to claim 2 further comprising, an error correcting inner coding circuit receiving the output of said shuffling circuit for generating an error correcting inner code data in accordance with said block number information and said color field information, and for outputting said error correcting inner code data with adding the output of said shuffling circuit.

### Claim 4 (depends on 1)

The signal processing apparatus according to claim 1, wherein said block conversion coding is performed by a method of discrete cosine transform.