# US 5,703,395 A · Electronic memory device having a non-peripheral contact for reading and writing

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 5,703,395 A
- Document ID: US5703395A
- Status: Granted
- Kind: A
- Application number: 08/557,027
- Filed: 1995-12-05
- Granted: 1997-12-30
- Earliest claimed: 1994-04-18
- Assignees: Gay Freres S.A.
- Inventors: Jean-Claude Berney
- Web page: https://patentgrep.com/patent/US5703395A

## CPC

- G06K 19/07745: {Mounting details of integrated circuit chips}
- G06K 19/07747: {at least one of the integrated circuit chips being mounted as a module}
- H10W 72/884: {Die-attach connectors and bond wires}
- H10W 90/734: {between a chip and a stacked insulating package substrate, interposer or RDL}
- H10W 90/754: {between a chip and a stacked insulating package substrate, interposer or RDL}
- G06K: GRAPHICAL DATA READING (image or video recognition or understanding G06V); PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- H10W: GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10

## Abstract

An electronic miniaturized memory device according to the invention has at least one integrated memory circuit (2,20) and an interconnection interface (3), said memory device comprises a case (1) being a housing for an electronic subsystem (17), said interconnection interface (3) comprises at least one central contact (7,70) for electrically contacting at least one integrated memory circuit (2,20) and said case (1) comprises projecting portion (14) facilitating the attaching of the memory device to a support (8), allowing the memory device to document information relative to the curriculum vitae of the support (8) or to elements in its environment.

## Claims

### Claim 1

An electronic miniaturized memory device, comprising
at least one integrated memory circuit (2,20),
an interconnection interface (3) connected to said integrated memory circuit,
a case (1) surrounding and serving as a protective housing for an electronic subsystem (17), and
fixation means, selected from the group consisting of a screw and a rivet, for attaching said memory device to a support,
wherein said interconnection interface includes at least one peripheral contact (700) and a second, non-peripheral, contact (7,70), adapted for use in writing information to, and reading information from, the memory device, thereby allowing the memory device to document information concerning the specific support to which it is attached.

### Claim 2 (depends on 1)

A memory device according to claim 1, wherein said case (1) comprises a tubular case portion.

### Claim 3 (depends on 1)

A memory device according to claim 1, wherein said case (1) comprises a thread zone (11) for a threaded joint of the memory device to said support (8).

### Claim 4 (depends on 1)

A memory device according to claim 1, wherein said case (1) comprises a projecting portion (14) facilitating the attaching of the memory device to said support (8) and said case (1) comprises a ductile extremity (9) forming an at least partial rivet joint with said support (8).

### Claim 5 (depends on 1)

A memory device according to claim 1, wherein at least one integrated memory circuit (2,20) and a supplementary component (22) are electrically and mechanically connected to opposite surfaces of said interconnection interface (3) forming an electronic subsystem (17).

### Claim 6 (depends on 5)

A memory device according to claim 5, wherein said supplementary component is a power supply (22) and wherein terminals of at least one integrated memory circuit (2,20) are electrically connected to at least two central contacts (7,70) of said interconnection interface (3).

### Claim 7 (depends on 6)

A memory device according to claim 6, wherein said power supply (22) is a radiofrequency coil providing a supply of power to said at least one integrated memory circuit (2,20) and enabling the reading/writing of said at least one integrated memory circuit (2,20).

### Claim 8 (depends on 1)

A memory device according to claim 1, wherein said interconnection interface (3) is bordered at least partially by a fixation portion (5) of the case (1).

### Claim 9 (depends on 8)

A memory device according to claim 8, wherein said fixation portion (5) is a clamping bent-over flange of a ductile case extremity (4).

### Claim 10 (depends on 8)

A memory device according to claim 8, wherein said fixation portion (5) forms at least one electrical contact (6) with a metallized zone of said interconnection interface (3), enabling at least one electrical connection of said at least one integrated memory circuit (2,20) to at least one peripheral contact (700,7000) of said case (1).

### Claim 11 (depends on 1)

A memory device according to claim 1, wherein at least one terminal of said at least one integrated memory circuit (2,20) is electrically connected to at least one central contact (7,70) of said interconnection interface (3).

### Claim 12 (depends on 1)

A memory device according to claim 1, wherein said at least one integrated memory circuit (2,20) is accessible for reading or reading/writing and for the supply of power by means of at least one central contact (7,70) of said interconnection interface (3) and by means of at least one peripheral contact (700,7000) of said case (1).

### Claim 13 (depends on 1)

A memory device according to claim 1, further comprising
a detachable clip (10) which conceals the memory device.

### Claim 14 (depends on 1)

A memory device according to claim 1, further comprising
a detachable cover (13) which conceals the memory device.

### Claim 15

A method of using a miniaturized memory device having
at least one integrated memory circuit (2,20),
an interconnection interface (3) connected to said integrated memory circuit,
a case (1) surrounding, and serving as a protective housing for, an electronic subsystem (17), and
fixation means for attaching said memory device to a support (8),
wherein said interconnection interface (3) includes at least one peripheral contact (700) and a second, non-peripheral, contact (7,70), adapted for use in writing information to, and teasing information from, the memory device,
comprising the steps of
securing said memory device to a support (8) in the form of a printed circuit board and
applying voltage signals to said contacts, thereby writing into said memory device, allowing the memory device to document information concerning the specific printed circuit board to which it has been secured.
