US 5,692,160 AGranted

Temperature, process and voltage variant slew rate based power usage simulation and method

AssigneeVLSI Technology, Inc.

InventorHarish K. Sarin

Life of this patent

Estimating the term…

Loading patent…

Abstract

A power usage simulator and method for generating a baseline power usage model for a representative sample of cells in a circuit cell library, where the baseline power model is based on signal slew rates and output load for a given of environmental conditions. The baseline power usage model is aggregated for a representative set of library cells so as to provide an accurate baseline power usage computation for all logic cells rather than for each transistor or each individual cell. Thereafter, power coefficient sensitivities to varying temperature, supply voltage and process conditions are determined for each power coefficient. Power coefficient sensitivities are measured by comparing the ratios of the measured power coefficients resulting from maintaining two of the three parameters (temperature, voltage and process) at baseline values while varying the third parameter over its entire range. In a second embodiment, the interrelationship of the parameters at values other than baseline is measured by repeating sensitivity measurements at values other than the baseline for each of the fixed parameters (previously maintained at baseline). In this second embodiment, a plurality of sensitivity terms are developed for each power coefficient and then analyzed to yield an interdependent power coefficient sensitivity. Power coefficient sensitivity information is thereafter stored to be utilized during a precomputer phase of the simulation process.

Claims25

Dependent claims

A method for derating baseline power coefficients for non-baseline environmental conditions, said power coefficients developed for use in simulating power consumption of an electronic circuit having a plurality of circuit elements, where each said circuit element is an instance of a library cell selected from a predefined set of library cells, said method comprising the steps of:

(a) determining a range for environmental parameters for said circuit;
(b) determining a non-baseline power dissipation profile for a plurality of cells in said predefined set of library cells by maintaining all but a first one of said environmental parameters at a baseline value, and varying said first one of said environmental parameters over its entire range;
(c) characterizing each said non-baseline power dissipation profile for said cells with a plurality of power coefficients representing power dissipation for said cells as function of slew rate and output load;
(c1) varying a second one of said environmental parameters previously maintained at baseline,
(c2) determining a non-baseline power dissipation profile for each of said cells while varying only said first one of said environmental parameters over its entire range,
(c3) characterizing each said non-baseline power dissipation profile for said cell with a plurality of power coefficients representing power dissipation for said cell as function of said slew rate and said output load;
(c4) repeating said steps (c1) through (c3) for multiple values of said second one of said environmental parameters,
(c5) repeating steps (c1) through (c4) for multiple ones of said environmental parameters defined in step (a);
(d) characterizing said non-baseline power coefficients derived in step (c) to derive a power coefficient sensitivity value for each power coefficient for said varied parameter;
(e) repeating steps (b)-(d) for all environmental parameters defined in step (a) to derive power coefficient sensitivity values for all of said environmental parameters;
(f) storing said power coefficient sensitivity values;
(g) precomputing for each circuit element an input slew rate and an output load;
(h) determining an individual power coefficient scale factor for each power coefficient for each environmental parameter at said non-baseline environmental condition utilizing said power coefficient sensitivity value derived in step (e);
(i) determining an overall power coefficient scale factor for each power coefficient by multiplying all of said individual power coefficient scale factors derived in step (d);
and
(j) multiplying each of said baseline power coefficients by a respective one of said overall power coefficient scale factors to yield power coefficients for said non-baseline environmental condition.

13 more elements

A method for derating power coefficients for non-baseline environmental conditions for use in simulating power consumption of an electronic circuit having a plurality of circuit elements, where each said circuit element is an instance of a library cell selected from a predefined set of library cells, said method comprising the steps of:

(a) providing a transistor-level netlist of a cell in said electronic circuit to be characterized, said cell having an input and an output;
(b) determining a baseline power dissipation profile for said cell by modelling at said transistor-level power dissipated by said cell in response to input waveforms applied to said input of said cell for a plurality of input slew rate and output load combinations at a baseline environmental condition, wherein said input slew rate is a signal transition rate associated with said input waveforms and said output load is a capacitive load driven from said output;
said determining step including, when said cell is capable of assuming more than one internal logic state, determining a plurality of power dissipation profiles corresponding to a plurality of internal logic states for said cell;
(c) characterizing each said power dissipation profile for said cell with a plurality of baseline power coefficients representing power dissipation for said cell as function of said slew rate and said output load;
(d) performing steps (a)-(c) for each of said cells comprising said circuit;
(e) determining a range for environmental parameters for said circuit;
(f) determining a non-baseline power dissipation profile for each of said cells by maintaining all but a first one of said environmental parameters at a baseline value, and varying said first one of said environmental parameters over its entire range;
(g) characterizing each said non-baseline power dissipation profile for said cell with a plurality of power coefficients representing power dissipation for said cell as function of said slew rate and said output load;
(h) characterizing said non-baseline power coefficients derived in step (g) to derive a power coefficient sensitivity value for each power coefficient for said varied parameter;
(i) repeating steps (f)-(h) for all environmental parameters defined in step (e) to derive power coefficient sensitivity values for all of said environmental parameters;
(j) storing said power coefficient sensitivity values;
(k) precomputing for each circuit element an input slew rate and an output load;
(l) determining a individual power coefficient scale factor for each power coefficient for each environmental parameter at said non-baseline environmental condition utilizing said power coefficient sensitivity value derived in step (i);
(m) determining an overall power coefficient scale factor for each power coefficient by multiplying all of said individual power coefficient scale factors derived in step (1);
and
(n) multiplying each of said baseline power coefficients by a respective one of said overall power coefficient scale factors to yield power coefficients for said non-baseline environmental condition.

13 more elements

A method for simulating power consumption of an electronic circuit having a plurality of circuit elements, where each said circuit element is an instance of a library cell selected from a predefined set of library cells, said method comprising the steps of:

(a) providing a transistor-level netlist of a cell to be characterized, said cell having an input and an output, said cell comprising one of said set of library cells;
(b) determining a baseline power dissipation profile for said cell by modelling at said transistor-level power dissipated by said cell in response to input waveforms applied to said input of said cell for a plurality of input slew rate and output load combinations at a baseline environmental condition, wherein said input slew rate is a signal transition rate associated with said input waveforms and said output load is a capacitive load driven from said output;
said determining step including, when said cell is capable of assuming more than one internal logic state, determining a plurality of power dissipation profiles corresponding to a plurality of internal logic states for said cell;
(c) characterizing each said power dissipation profile for said cell with a plurality of power coefficients representing power dissipation for said cell as function of said slew rate and said output load;
(d) performing steps (a)-(c) for each of said cells comprising said circuit;
(e) determining a range for environmental parameters for each of said cells in said circuit;
(f) determining a non-baseline power dissipation profile for each of said cells by maintaining all but a first one of said environmental parameters at a baseline value, and varying said first one of said environmental parameters over its entire range;
(g) characterizing each said non-baseline power dissipation profile for said cell with a plurality of power coefficients representing power dissipation for said cell as function of said slew rate and said output load;
(h) characterizing said non-baseline power coefficients derived in step (g) to derive a power coefficient sensitivity value for each power coefficient for said varied parameter;
(i) repeating steps (f)-(h) for all environmental parameters defined in step (e) to derive power coefficient sensitivity values for all of said environmental parameters;
(j) storing said power coefficient sensitivity values for use by a precomputer;
(k) precomputing for each circuit element an input slew rate and an output load;
(l) precomputing for each circuit element a power factor corresponding to each of said power dissipation profiles for the library cell corresponding to said each circuit element, each said power factor being computed as a function of said power coefficients for the corresponding power dissipation profile, said precomputed input slew rate and said precomputed output load;
(m) simulating the logic and timing behavior of said circuit for a specified time period so as to generate data representing simulated signal transitions at computed times in said circuit;
and
(n) for each said simulated signal transition, storing a power factor for each circuit element, if any, that receives said simulated signal transition, wherein the power factor stored is the one of said precomputed power factors for said circuit element corresponding to said circuit element's simulated state, if any, just prior to said simulated signal transition.

13 more elements

A power simulator to simulate power consumption behavior of an electronic circuit having a plurality of circuit elements, where each said circuit element is an instance of a cell from a library of cells, said simulator comprising:

(a) a physical design tool to provide a transistor-level description of a cell to be characterized, said cell having an input and an output;
(b) a circuit simulator to determine a power dissipation profile for said cell based on said cell's transistor-level description by modelling at said transistor-level power dissipated by said cell in response to input waveforms applied to said input of said cell for a plurality of input ramp and output load combinations, wherein said input ramp is a slew rate associated with said input waveforms and said output load is a capacitive load driven from said output;
(c) a first characterization routine to generate a plurality of power coefficients that model said cell's power dissipation profile as a function of input-output transitions and states of said cell at a baseline environmental condition, wherein said input-output transitions and said states are a byproduct of said input waveforms;
(d) a second characterization routine for generating a plurality of non-baseline power coefficients that model a cell's power dissipation profile at non-baseline environmental conditions, said second characterization routine maintaining all but one environmental parameters associated with said baseline condition, and varying said one of said environmental parameters over its entire range;
(e) a third characterization routine for generating a power coefficient sensitivity value for each of said power coefficients based on said plurality of non-baseline power coefficients generated in step (d);
(f) a netlister to determine for each instance an instance input ramp and an instance output load based on a logic device level netlist of said electronic circuit;
(g) a scaler for deriving non-baseline power coefficients by scaling said baseline power coefficients with said power coefficient sensitivity values for a non-baseline environmental condition simulation;
(h) a precomputer to compute for each instance power factors relating power dissipation in said instance to said input-output transitions and said states of said instance, wherein said power factors are based on said baseline power coefficients of a cell from which said instance was copied and said instance input ramp and said instance output load when simulating at said baseline environmental conditions and said power factors are based on said derived non-baseline power coefficients of a cell from which said instance was copied and said instance input ramp and said instance output load when simulating at said non-baseline environmental conditions;
(i) an event driven logic simulator to simulate the logic and timing behavior of said circuit in response to event stimulus vectors and generate data representing simulated signal transitions at computed times in said circuit;
and
(j) a power module to store for each simulated signal transition a power factor for each instance, if any, that receives said simulated signal transition, wherein the power factor stored is one of said precomputed power factors for said circuit element corresponding to said circuit element's simulated state, if any, just prior to said simulated signal transition.

8 more elements

Dependencies are inferred from the claim text.

Facts

Application: 08/457,034Filed 1 Jun 1995 · continuation in part
Priority: 14 Dec 1994
Granted: 25 Nov 1997
Term ends: Not estimatedThe source records don’t support an estimate.

Classification3 codes

G06F 30/33
Circuit design at the digital level: design verification, e.g. functional simulation or model checking
G06F 2119/06
Details relating to the type or aim of the analysis or the optimisation: power analysis or power optimisation
G06F
Computing and data processing