In a data processing system comprising a plurality of bus devices and a system memory coupled via an address bus, wherein said plurality of bus devices includes one or more processors, and wherein a system controller is coupled to each of said plurality of bus devices, a method comprising the steps of issuing an address bus grant to one of said plurality of bus devices, said address bus grant issued from said system controller to said one of said plurality of bus devices, said address bus grant issued in response to a bus request received by said system controller from said one of said plurality of bus devices;
- enabling, by said one of said plurality of bus devices, said address bus in response to said address bus grant;
- issuing an early address transfer start signal to said one of said plurality of bus devices, said early address transfer start signal issued from said system controller to said one of said plurality of bus devices;
- disabling, by said one of said plurality of bus devices, said address bus in response to said early address transfer start signal;
- and sampling, by one or more of said plurality of bus devices, of said address bus in response to said early address transfer start signal.