US 5,675,526 AGranted

Processor performing packed data multiplication

AssigneeIntel Corporation

InventorsAlexander Peleg, Yaakov Yaari, Millind Mittal, Larry M. Mennemeier, Benny Eitan

Life of this patent

Estimating the term…

Loading patent…

Abstract

A processor. The processor includes a decoder being coupled to receive a control signal. The control signal has a first source address, a second source address, a destination address, and an operation field. The first source address corresponds to a first location. The second source address corresponds to a second location. The destination address corresponds to a third location. The operation field indicates that a type of packed data multiply operation is to be performed. The processor further includes a circuit being coupled to the decoder. The circuit is for multiplying a first packed data being stored at the first location with a second packed data being stored at the second location. The circuit is further for communicating a corresponding result packed data to the third location.

Claims8

Dependent claims

A general purpose central processing unit (CPU) comprising:

a storage area configured to contain a first packed data and a second packed data respectively including a first plurality of data elements and a second plurality of data elements, wherein each data element in the first plurality of data elements corresponds to a data element in said second plurality of data elements;
a decoder configured to decode an instruction, said instruction selected from an instruction set of said general purpose CPU, said instruction operable to set a length of said data elements, wherein said length is eight bits, sixteen bits, thirty-two bits, or sixty-four bits;
and
a circuit, coupled to the storage area and the decoder, configured to simultaneously multiply, in response to the instruction, each data element from the first plurality of data elements with a corresponding data element from the second plurality of data elements to generate a plurality of result data elements in a third packed data, wherein each result data element includes high order bits or low order bits.

1 more element

A general purpose central processing unit (CPU) comprising:

a first storage area configured to contain a first packed data having a first plurality of data elements;
a second storage area configured to contain a second packed data having a second plurality of data elements;
a decoder configured to decode a packed multiply instruction, the instruction selected from an instruction set of said general purpose CPU, the instruction operable to set a length of the data elements, wherein said length is eight bits, sixteen bits, thirty-two bits, or sixty-four bits;
and
a circuit, coupled to the first, second, and third storage area and the decoder, the circuit configured to multiply in parallel, in response to the packed multiply instruction, each data element from the first plurality of data elements with a corresponding data element from the second plurality of data elements to generate a plurality of result data elements in a third packed data in the third storage area, wherein each result data element each includes high order bits or low order bits.

2 more elements

Dependencies are inferred from the claim text.

Facts

Application: 08/756,708Filed 26 Nov 1996 · continuation
Priority: 1 Dec 1994
Granted: 7 Oct 1997
Term ends: Not estimatedThe source records don’t support an estimate.

Classification8 codes

G06F 7/53
Multiplying only: in parallel-parallel fashion, i.e. both operands being entered in parallel
G06F 9/30014
Arithmetic instructions: with variable precision
G06F 9/30025
To perform operations on data operands: format conversion instructions, e.g. Floating-Point to Integer, decimal conversion
G06F 9/30036
To perform operations on data operands: instructions to perform operations on packed data, e.g. vector, tile or matrix operations