Automated coherent clock synthesis for matrix display
AssigneeThe United States of America as represented by the Secretary of the Army
InventorsYue Tong David Chiu, Richard P. Tuttle
Life of this patent
Estimating the term…
Loading patent…
AssigneeThe United States of America as represented by the Secretary of the Army
InventorsYue Tong David Chiu, Richard P. Tuttle
Estimating the term…
To interface a video/graphic controller, which produces conventional, ana video output signals, suitable mostly for CRT type displays, to a matrix display, one of the video output signals, for example the horizontal sync signal, is encoded with the clock frequency and phase information used in generating the original video output signals. The encoded information is decoded at the display end, by extracting from it the clock information and synthesizing a clock signal which has the identical frequency and phase as the original clock used at the video/graphic controller. The replicated clock signal is used as a clock input to the matrix display, to assure that the video output signals are displayed at the correct pixel locations of the matrix display, preventing picture jitter and/or loss of video/graphics data.
A method for generating a clock signal for a matrix type display, from signals provided by a graphics source, comprising the steps of:
A system for generating a clock signal for a matrix type display, from signals provided by a graphic source, comprising:
Dependencies are inferred from the claim text.