A/D reference level adjustment circuit to maintain optimum dynamic range at the A/D
AssigneeHarris Corporation
InventorsCarl Frank Andren, Ravindra V. Gokhale, Leonard V. Lucas, Jim Snell
Life of this patent
Estimating the term…
Loading patent…
AssigneeHarris Corporation
InventorsCarl Frank Andren, Ravindra V. Gokhale, Leonard V. Lucas, Jim Snell
Estimating the term…
A method and circuit for controlling a reference voltage for an analog-to-digital converter having plural outputs includes a sensor for indicating when outputs from the A/D converter are at least a desired voltage, and a processor responsive to the sensor and connected to a digital-to-analog converter which provides a reference voltage for the A/D converter. The processor provides signals to the D/A converter which change the reference voltage. A logic unit in the processor increments an accumulator when either an I or a Q component in the A/D converter output is at least the desired voltage and decrements the accumulator when neither the I nor the Q component is at least the desired voltage. A counter may buffer the accumulator changes by using only several of the most significant bits of the counter to change the A/D converter reference voltage.
A circuit for controlling a reference voltage for an analog-to-digital (A/D) converter having plural outputs, the circuit comprising:
A circuit for providing a reference voltage to an analog-to-digital (A/D) converter which provides I and Q digital outputs, the circuit comprising:
A method of controlling a reference voltage for an analog-to-digital (A/D) converter which provides I and Q digital outputs, the method comprising the steps of:
A circuit for controlling a reference voltage for an analog-to-digital (A/D) converter having plural outputs, the circuit comprising:
A method of controlling a reference voltage for an analog-to-digital (A/D) converter which provides I and Q digital outputs, the method comprising the steps of:
Dependencies are inferred from the claim text.