Modified locus isolation process in which surface topology of the locos oxide is smoothed
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsJhon-Jhy Liaw, Jin-Yuan Lee, Sou-Wein Kuo
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsJhon-Jhy Liaw, Jin-Yuan Lee, Sou-Wein Kuo
Estimating the term…
A method for improving the surface topology silicon wafers during the fabrication of integrated circuits is described. Regions of silicon oxide isolation, incorporated into the silicon surface by thermal oxidation, frequently present an undesirable surface topology consisting of raised regions around their perimeter. These protrusions undermine the integrity of metallization lines subsequently deposited over them. Specifically, the metal lines tend to be thinner over the surface protrusions and consequently incur high failure rates. After the isolation regions are incorporated, a silicon oxide layer is deposited which is then etched back using a unidirectional anisotropic etching step which leaves behind portions of the layer in the regions of the steepest surface gradients. This results in smoothing out the irregularities and consequently provides for more uniform and reliable metallization lines.
A method for forming field oxide isolation structure comprising:
A method for fabricating semiconductor devices having field oxide isolation structures comprising:
Dependencies are inferred from the claim text.