Immediate system management interrupt source with associated reason register
AssigneeAdvanced Micro Devices, Inc.
InventorsMichael T. Wisor, Rita M. O'Brien
Life of this patent
Estimating the term…
Loading patent…
AssigneeAdvanced Micro Devices, Inc.
InventorsMichael T. Wisor, Rita M. O'Brien
Estimating the term…
A power management unit that includes a software writable enable register for receiving an SMI enable bit when the generation of an immediate SMI is desired. When the enable bit is set, an SMI flag register causes the assertion of an SMI signal. The power management unit further includes a reason register that is also writable via software command. The reason register is written prior to the setup of the enable bit with a "reason value" indicative of the reason a pending SMI is being requested. The immediate system management interrupt source allows initiating software to indicate the reason it is requesting an SMI, and causes an associated SMI to be asserted with minimal latency. The immediate system management interrupt source further allows the system management interrupt service routine to quickly determine the reason for the immediate SMI, thereby allowing simplified and more efficient SMI service routines and further allowing greater flexibility in programming. As a result, overall performance of the computer system may be improved.
A computer system comprising:
A method for generating and processing system management interrupts comprising the steps of:
A method for generating and processing system management interrupts within a computer system comprising the steps of:
Dependencies are inferred from the claim text.