Back to results
US 5,671,369 AGranted
Bus grant overlap circuit
AssigneeUnisys Corporation
InventorsPaul A. LaBerge, Gregory B. Wiedenman, Donald E. Harding
Life of this patent
Estimating the term…
Loading patent…
Loading patent…
AssigneeUnisys Corporation
InventorsPaul A. LaBerge, Gregory B. Wiedenman, Donald E. Harding
Estimating the term…
A circuit employing two delayed bus clock signals and timer logic to minimize the dead bus time occurring between consecutive bus drivers and providing additional protection against multiple, simultaneous bus drivers for a communications bus in a computer system. Skewed enable and disable clock signals based on an original bus clock feed combinational logic to set a transceiver enable line when control of the bus is granted for bus transfers. Bus transfers remain enabled, through use of a feedback path, as long as a bus grant signal is active. When the last cycle of the bus transfer occurs, or a bus transfer error occurs, the transceiver enable line goes inactive, thereby allowing other components coupled to the bus to gain control. Test mode and bus transfer status lines provide further mechanisms for controlling bus transfer operation.
A bus grant overlap circuit for minimizing inactive bus time between transfers on a bus, the bus providing a bus clock signal on a bus clock line and a bus grant signal on a bus grant line, comprising:
A bus grant overlap circuit for use in a bus unit connected to a communications bus in a computer system, for minimizing inactive bus time between bus transfers on the bus, the bus providing a bus clock signal on a bus clock line and a bus grant signal on a bus grant line, comprising:
Dependencies are inferred from the claim text.