Semiconductor integrated circuit device with oblique metallization lines over memory bit and word lines
AssigneeMatsushita Electric Industrial Co., Ltd.
InventorYasuhiro Tomita
Life of this patent
Estimating the term…
Loading patent…
AssigneeMatsushita Electric Industrial Co., Ltd.
InventorYasuhiro Tomita
Estimating the term…
The present invention discloses a semiconductor integrated circuit device. This semiconductor integrated circuit has metal wiring layers of four levels including peripheral circuits of a memory module which are formed by word and bit lines in a lattice arrangement. The word lines are provided in the first-level metal wiring layer and the bit lines are provided in the second-level metal wiring layer. Provided in the third-level metal wiring layer is a first over-memory wire without direct access to any memory cell. A second over-memory wire without direct access to any memory cell is provided in the fourth-level metal wiring layer. The first and second over-memory wires for establishing connections between functional circuit blocks, are arranged in such a way that they extend across the word lines and the bit lines at an angle of 45 degrees.
A semiconductor integrated circuit device comprising:
A semiconductor integrated circuit device comprising:
A semiconductor integrated circuit device comprising:
Dependencies are inferred from the claim text.