Digital phase alignment and integrated multichannel transceiver employing same
AssigneeInternational Business Machines Corporation
InventorsChristos John Georgiou, Thor Arne Larsen, Ki Won Lee
Life of this patent
Estimating the term…
Loading patent…
AssigneeInternational Business Machines Corporation
InventorsChristos John Georgiou, Thor Arne Larsen, Ki Won Lee
Estimating the term…
A synchronizer and phase aligning method that provide signal smoothing and filtering functions as well as slip-cycle compensation, and allow for multichannel digital phase alignment, bus deskewing, integration of multiple transceivers within a single semiconductor chip, etc. A delay line produces a plurality of delayed input replicas of an input signal. A clock phase adjuster produces a sampling clock signal from a reference clock signal. The sampling clock signal may be phase adjusted to be offset from the input signal. After certain smoothing and filtering functions, selection logic detects a phase relationship between the sampling clock signal and the input replicas and identifies a closely synchronized signal for output. Using this identified replica signal, slip-cycle compensation and retiming logic outputs a compensated data output signal synchronized with the reference clock signal. Also, an integrated multiple transceiver produced using the phase alignment technique is presented.
A transceiver circuit for a subsystem of a system wherein data is transferred along multiple channels asynchronously among a plurality of subsystems, said transceiver circuit comprising:
A data transfer network wherein data is transferred along multiple channels asynchronously among a plurality of subsystems, said network comprising:
Dependencies are inferred from the claim text.