High-speed switch for fast routing of data packets
AssigneeThe United States of America as represented by the Secretary of the Navy
InventorJoseph P. Garcia
Life of this patent
Estimating the term…
Abstract
A switching arrangement is disclosed that interconnects a plurality of prssors forming a multi-processor computer system. The switching arrangement comprises optical delay lines that cooperate with microwave switching devices to, provide high speed switching of data packets of the multi-processor computer system. The optical delay lines temporarily store data packets for a sufficient time to allow for the contention resolution circuit to establish priority for any of the data packets that may be competing for a single source. The switching arrangement allows for the servicing of the data packets within a maximum of a few cycles of the clock rate of the computer system and a minimum of less than one clock cycle.
Claims10
A network switching arrangement for interconnecting a plurality of processors of a number (n) each generating data some of which data might simultaneously be present, said network switching arrangement comprising:
- (a) a plurality of decoders of said number (n) respectively connected to said plurality of processors and generating a first control signal responded to by the respective processor by generating said data which are received and decoded by said connected decoder to determine an intended destination thereof and also generating a corresponding decoder output signal therefor;
- (b) a plurality of delay line memories of said number (n) each having a predetermined time delay respectively connected to said plurality of decoders and responsive to said decoder output signal to temporarily store said data by circulating said data therein;
- (c) a plurality of optoelectronic means respectively connected to said plurality of decoders and responsive to said decoder output signal to convert said respective data to a light pulse signal having a corresponding intensity;
- (d) a plurality of path selector switches of said number (n) respectively connected to said plurality of said optoelectronic means and respectively responsive to said decoder output signals so as to transmit said respective light pulse signals;
- (e) a plurality of light responsive devices of said number (n) respectively connected to said path selector switches and receiving and converting said respective light pulses into electrical voltage signals having amplitudes proportional to the corresponding light intensities;
- (f) contention resolution means receiving said electrical voltage signals from each of said plurality of light responsive devices, some of said electrical voltage signals being simultaneously present, and responding to said electrical voltage signal having the highest initial amplitude and generating a respective second control signal;
- and
- (g) a plurality of repeater switches of said number (n) respectively connected to said plurality of said path selector switches to transfer said respective second control signal to said respective decoder having means responsive to said second control signal to direct said respective data being circulated in said delay line memory onto said respective repeater switches, said respective repeater switches routing said circulated data to said intended destination.
Dependencies are inferred from the claim text.